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Abstract
The world of mobile devices is experiencing an ongoing trend of feature enhancement and general- 
purpose multimedia platform convergence This trend poses many grand challenges, the most pressing 
being their limited battery life as a consequence of delivering computationally demanding features The 
envisaged mobile application features can be considered to be accelerated by a set o f underpinning hard­
ware blocks Based on the survey that this thesis presents on modem video compression standards and 
their associated enabling technologies, it is concluded that tight energy and throughput constraints can 
still be effectively tackled at algorithmic level in order to design re-usable optimised hardware accelera­
tion cores
To prove these conclusions, the work m this thesis is focused on two of the basic enabling tech­
nologies that support mobile video applications, namely the Shape Adaptive Discrete Cosine Transform 
(SA-DCT) and its inverse, the SA-IDCT The hardware architectures presented in this work have been 
designed with energy efficiency in mind This goal is achieved by employing high level techniques 
such as redundant computation elimination, parallelism and low switching computation structures Both 
architectures compare favourably against the relevant pnor art in the literature
The SA-DCT/IDCT technologies are instances of a more general computation -  namely, both are 
Constant Matrix Multiplication (CMM) operations Thus, this thesis also proposes an algorithm for 
the efficient hardware design of any general CMM-based enabling technology The proposed algorithm 
leverages the effective solution search capability o f genetic programming A bonus feature of the pro­
posed modelling approach is that it is further amenable to hardware acceleration Another bonus feature 
is an early exit mechanism that achieves large search space reductions Results show an improvement on 
state of the art algorithms with future potential for even greater savings
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C H A P T E R  1
Introduction
1 1 The Emergence of Mobile Multimedia
Communication is arguably the most fundamental facet of human behaviour We experience audio­
visual interactions daily and they occur m all areas of our lives Considering that this is true for people 
o f every race, age, profession and any other qualifier one can imagine, it is easy to see why there is such 
a continual demand for more sophisticated communication systems The medium used for communica­
tion has evolved with this demand due to the astonishing advancements in the electronics industry and 
telecommunications infrastructure over the past fifty years [1, 2, 3, 4] For example, the mobile phone 
has permeated our society to the extent that it is now an essential device for daily living According 
to American research firm IDC, the number of mobile phone users approached 1 4 billion m 2004 [5] 
Developments have not been restricted to the audio domain, there have also been advances in the visual 
domain in areas such as video telephony, video conferencing as well as the development of interactive 
digital television [6, 7] The most recent trend has seen audio-visual communication systems shift to mo­
bile platforms Indeed mobile devices are serving as a point o f convergence for communication, internet 
and personal computing applications yielding a truly ubiquitous multi-purpose mobile computing device 
[8, 9]
1 2 Grand Challenges Facing Mobile Computing
The emergence of the convergent mobile device poses huge technical challenges especially when end 
users demand increasingly complex content-based interactive services on such a small piece of hard­
ware The challenges involved can be broadly categorised into three problems application development, 
content delivery and content processing This section briefly outlines these challenges to give context for 
the research undertaken m this thesis A more technical overview and discussion of these issues is given 
in Chapter 2
1
1.2.1 A pplication D evelopm ent C hallenges
The modem mobile phones now available offer many more applications than its name implies -  it is 
no longer merely a device for making voice calls. There is a multitude o f applications emerging that 
include: personal organiser, e-mail, mobile internet, MP3 audio codec, digital camcra, video telephony, 
mini-camcorder, mobile gaming, mobile TV, digital radio,... and the list is ever increasing! An example 
o f such a device is the new Nokia 7710 that offers many o f these features [10]. We arc witnessing the 
emergence o f a ubiquitous personal gadget that covers the entire spectrum o f daily activities and their 
associated data [11, 12]. As such, it represents a mass market product that is an ideal technical platform 
for cutting edge research.
1.2.1.1 Mobile Com puting M arket Demographics
Although technophiles will always provide a market for multi-purpose gadgets, it remains to be seen 
whether such a convergent device will be considered necessary by the wider population, especially by 
people who are not technically minded. Sceptics worry about possible market disinterest due to fea­
ture overload [13]. However it is short-sighted to predict that just because there may be no perceived 
widespread demand for a convergent device at present, there will be no such demand in the future. To il­
lustrate how a market can boom so quickly consider that in 1999, 12.8% o f  US internet users had at least 
one MP3 music file on their hard disks [9], Since then, the adoption o f digital audio jukebox products 
such as the Apple iPod has mushroomed. It is estimated that shipments o f  MP3 players rose by 116% in 
2004 and that the total number o f shipments is estimated to rise by a factor o f  four by 2009 [14]. Now 
consider that in 2004, 13% o f US internet users had at least one video file (>  150MB) on their hard disks. 
It is reasonable to assume that there will be a similar growth in the mobile video market, considering 
how quickly digital camcras have become almost a standard feature in new mobile phones. Evidence o f 
this emerging trend is clear given that Apple have recently released their fifth generation iPod, which is 
capable o f  video playback and can store up to 150 hours o f  video content [15J.
To guarantee the widespread adoption o f  the convergent device, any proposed applications must be 
easy to use and be o f comparable performance and quality to their desktop equivalent (albeit allowing 
for the device limitations as discussed in Section 1.2.3). One only has to consider the failure o f the 
initial Wireless Application Protocol (WAP) service compared to the facile nature o f web surfing on a 
desktop to see how easily the consumer can be turned off by poor application usability and quality [16]. 
Tlie work in this thesis is primarily concerned with digital image and video applications on a mobile 
device, and for such applications to be successful the user must feel satisfied with the same usability 
and quality criteria. The rapid advancement o f digital cameras integrated in mobile phones implies that 
users demand quality if they are to abandon their dedicated camera devices and trust their convergent 
device for quality photo capture. Samsung aim to push toward the 5-Mexapixel camera phone leaving 
dedicated digital still cameras as devices only used by professional photographers [13). For digital video 
on a mobile device to be successful, there is a need for better network infrastructure (see Section 1.2.2) 
and improved video compression. Video data requires compression when you consider that the bit rate 
for uncompressed Common Interchange Format (CIF) resolution video is approximately 4.5MB/s (see 
Chapter 2 for details). High compression ratios and low bit rate coding is especially necessary in the 
mobile domain where there is relatively low bandwidth.
2
1 2 1 2  MPEG-4 -  Low Bit-rate Mobile Video Telephony
The emerging industry compression standard for low bit-rate video applications is MPEG-4 [17] A 
comprehensive survey of video compression standards and techniques is given m Chapter 2 One of 
the essential advances achieved by MPEG-4 is that it considers a scene as being composed of distinct 
audio-visual objects and each is coded independently [18, 19] This is revolutionary, particularly in 
terms of how the video data is coded as explained in detail in Chapter 2 One can imagine in a mobile 
video telephony application that only encoding and transmitting the object o f interest (e g the human 
face) while ignoring the background is very bandwidth efficient (and thus the service is cheaper) This 
additional compression unfortunately comes at the cost o f increased computational complexity, and this 
is particularly troublesome given mobile device limitations (see Section 12 3) One of the most com­
putationally demanding algorithms at the heart o f the MPEG-4 object-based compression scheme is the 
Shape Adaptive Discrete Cosine Transform (SA-DCT) and its inverse the SA-IDCT [20, 21] When aim­
ing to achieve real time video applications on mobile devices, the computational burden of the associated 
algorithms is a primary obstacle -  especially given that the platform has limited processing capability 
and is battery powered Efficient hardware acceleration implementations of the SA-DCT and SA-IDCT 
suitable for a mobile device are thus key requirements and are the topics of Chapters 3 and 4
A key point to note is that an MPEG-4 codec is not technically orthogonal to the other applications 
emerging for the mobile device (e g gammg, mobile TV, etc) The envisaged applications can be con­
sidered to be built using a set o f lower-level basic video processing blocks that may be termed basic 
enabling technologies The SA-DCT/IDCT is an example of one such basic enabling technology The 
SA-DCT block is used in an MPEG-4 application, but may also be used to estimate image regions of 
high spatial frequency to aid object-segmentation (l e breaking the image up into semantic regions) 
in a content management or security application Similarly specific image filters can be implemented 
for visual quality enhancement of highly compressed video, but again suitably configured can be used 
for spatial segmentation, or for identifying moving objects when used in conjunction with the results 
o f a motion estimator Since basic enablmg technologies such as the SA-DCT have great potential for 
re-use across many mobile applications, efficient implementation of such technologies is critical to the 
successful development of the convergent device
There will always be a demand by end users for more advanced features and functionality Users 
demand multi-feature integration on a reasonably small mobile platform with improved battery life As 
discussed in Section 12 3, these are conflicting demands as far as a design engineer is concerned and as 
such, research in the area of mobile multimedia applications and devices is a very active field
1 2  2 N etw orking and C om m unication  C hallenges
Mobile networks have developed significantly in recent years and more and more applications are shifting 
to the mobile domain Second generation mobile devices (2G) use Global System for Mobile Commu­
nication (GSM) technology, which in its basic form offers 9 6 kb/s Third generation (3G) networks 
use the Universal Mobile Telecommunications System (UMTS) which offers more than 2 Mb/s and it is 
estimated that 48 million 3G handsets were shipped in 2004 [5] Most mobile communication systems 
around the world at the moment use 2G technology but 3G is becoming widespread Despite the growth 
of data rates in mobile networks, bandwidth is still a valuable commodity, especially if the data being
3
carried over these networks is audio-visual data [22].
There are other network design challenges in addition to the need for higher bandwidth [23]. For 
“anytime anywhere" computing, next generation networks should support ubiquitous intelligent connec­
tivity. Users need to be able to roam seamlessly between networks without needing detailed (or ideally 
any) knowledge at the technology level. Each device should be uniquely addressable regardless o f global 
location -  fusing the conventional idea o f a telephone number and a computer internet MAC address 
(note IPv6 will enable this [23]). The convergent device should provide personalised content and be lo­
cation aware. One could envisage a scenario that a user is abroad and the device lists nearby restaurants 
that serve his/her favourite dishes. Global Positioning System (GPS) technology is already appearing in 
consumer electronic devices and its evolution is key to the enabling o f personalised, location aware tech­
nology. Next generation networks need to be robust and reliable as well as delivering excellent quality of 
service. The user needs assurance o f  privacy and security if  the device is being used with sensitive data, 
e.g. in a mobile banking application. Clearly there are challenges facing the networking and communi­
cations community to provide the backbone that will support the envisaged convergent device. Although 
not tackled directly in this work, progress in this field is essential to the success o f ubiquitous mobile 
computing.
1.2.3 H ardw are D evice Design C hallenges
The applications conceived for the convergent device as outlined in Section 1.2.1 are sometimes more 
artistically referred to as “c-Dreams" -  the concept whereby the world starts to adapt to the wishes 
o f  the consumer wherever hc/she may be [24], This requires the convergence o f  computing technology, 
wired wireless connectivity, non-keyboard user interfaces and distributed transducer networks. However, 
the technology push for these e-Dreams (“7th heaven o f software”) leads to relentless CMOS scaling 
and the “nano-scale hell o f  physics” [25]. These arc two paradigms that on the one hand enable each 
other, but on the other hand the conceptual gap between them is diverging at a Moore type rate. The 
e-Dream creators expect increased reliability, security, adaptivity, interoperability, battery life and so on 
but hardware engineers must struggle with the practical cncrgy-flexibility-cost issues associated with 
deep-submicron design.
1.2.3.1 Limited Interfaces
There arc many technical obstacles to implementing the “digital dream” applications that arc currently 
evolving [25]. The convergent mobile device has some obvious limitations compared to a desktop plat­
form e.g. limited display size, limited input capability [22]. As feature integration continues to increase, 
designers are facing aggressive miniaturisation requirements and the permissible footprint o f  each com­
ponent (both software and hardware based) is very restricted if the device is to be as small and portable 
as possible.
1.2.3.2 Limited Processing Capability
Mobile embedded systems have limited processing power compared to a desktop. It is not feasible 
to use a large multi-GHz Complex Instruction Set Computer (CISC)-bascd proccvsor such as the Intel 
Pentium4 [26] which would need a bulky cooling fan subsystem. Embedded systems tend to use Reduced
4
Instruction Set Computer (RISC) such as those designed by companies such as ARM and MIPS [27, 28] 
Operating frequencies of such processors tend to be in the order of hundreds o f MHz (e g ARM920T 
processor can run up to 250MHz [29]) While it must be said that it is naive to compare processors 
based solely on operating frequency [27] (memory access time, instruction set parallelism etc should all 
be considered), it is safe to claim that embedded processors have less “horsepower” compared to their 
desktop counterparts As such, computationally demanding multimedia applications with heavy data 
throughput requirements pose a big problem m the mobile domain Coupled with this issue, embedded 
systems also have a reduced memory capacity (both RAM and HDD) compared to desktops (RAM >  
1GB and HDD >  100GB) For example the new Nokia 7710 has only 90MB of RAM and a maximum o f 
512MB of flash memory for storage [10] Progress in the field of embedded memones and mobile hard 
disk drives is ongoing [30] and the Samsung SGH-i300 released in early 2005 comes with a 3GB HDD
1 2 3 3 Limited Battery Life
Perhaps the most pressing challenge facmg mobile system designers is that o f limited battery energy and 
short battery life In VLSI engineering, the trade off between high speed and minimum area has tra­
ditionally been the most dominating design constraint Power consumption issues were usually a mere 
afterthought and any power savings gained were considered a bonus More recently, power has become 
the high priority constraint due to the ongoing trend that has seen a shift to battery operated wireless 
platforms for multimedia applications [31, 32, 33] The ever-increasing device capability coupled with 
unrelenting miniaturisation trends has had an enormous impact on circuit power consumption and re­
quires serious consideration [34] It is now crucial for designers to tackle this issue at every stage in the 
design process and at all levels o f abstraction to make “digital dreams” a reality
Technology scaling is improving continuously and showing no immediate signs of reaching fun­
damental limits [35] Such improvements mean packing more functionality into a smaller area [33] 
Unfortunately however, scaling causes increased power density as demonstrated m Figure 1 1 and this 
is a problem, particularly m a wireless application where cooling fans and subsystems are not feasible
[36] As this graph shows, the constraint for producing smaller devices in the future is not necessarily 
manufacturability but power consumption
The requirement for advanced functionality coupled with portability means more power hungry com­
putation and bigger, bulkier batteries Batteries are usually the most dominant component of a mobile 
device m terms of its weight There are two complementary ways to approach the problem of power 
constraints One obvious way involves developing better battery technology since conventional mckel- 
cadmium batteries only provide 20Wh per pound of weight [34] Although advances in battery tech­
nology are being made (as discussed in Chapter 2), progress is relatively slow compared to advances in 
technology scaling and wireless application development Thus, in tandem with developing better bat­
teries, hardware engineers should give prime importance to designing circuits that are as energy efficient 
as possible since the total battery energy is finite Energy efficiency is critical if the intended application 
is as demanding as real time wireless MPEG-4 decoding and there is a constraint on the size o f battery 
being used Battery life has become a prime product differentiator and this has led to wide research in 
the field of low power design
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Figure 1.2: Power Savings at Various Levels o f  Design Abstraction
1.23.4 P o w er-A  Primary Design Constraint
Chapter 2 focuses in detail on why power has become a primary design constraint. The sources o f power 
consumption in an integrated circuit are elaborated, and the common techniques used to reduce this 
dissipation are detailed. The overriding theme is that most potential energy savings exist at the higher 
levels o f abstraction (as illustrated in Figure 1.2), sincc there exists greater degrees o f design freedom
[37]. This is the motivating argument for focusing on system/algorithmic level optimisations as opposed 
to technology/layout/circuit level tweaks when designing the SA-DCT and SA-IDCT implementations 
proposed in Chapters 3 and 4.
Digital video processing and compression involves a lot o f complex digital signal processing (DSP). 
As discussed in more detail in Chapter 2, the central processor (e.g. ARM RISC) in an embedded system 
is invariably relieved o f  the most computationally demanding DSP tasks by implementing some parallel 
co-proccssor or dedicated hardware accelerator [38, 21]. As mentioned previously, silicon real estate on
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the convergent dcvice is limited so the overhead o f  any extra logic should be worthwhile in the sense that 
this extra hardware should ideally be flexible enough to be re-usable for different applications and is thus 
not sitting idle for long periods of time. This hardware flexibility is a key concern, especially given the 
range o f applications being constantly dreamt up.
1.2.4 M otivation for Thesis
The grand challenges facing mobile computing mean that there is huge scope for research in this domain. 
The work in this thesis is focused on two o f  the basic enabling technologies that support mobile video 
applications, namely the SA-DCT and the SA-IDCT. It should be noted that both o f these technologies 
arc instances o f  a more general computation -  both are constant matrix multiplication operations. Thus, 
this thesis also proposes an algorithm for the efficient hardware design o f any general constant matrix 
multiplication equation. This algorithm can be used to design efficient hardware for a wide variety of 
signal processing basic enabling technologies that arc needed on a convergent mobile device.
1.2.4.1 Power F.fficicnt Hardware for SA-DCT/1DCT
As mentioned in Section 1.2.1, the SA-DCT and SA-IDCT have re-use potential since they may be 
leveraged in various video processing applications. As such, they are valid candidates for implementation 
as hardware accelerated cores designed with power as a primary design constraint. It is proposed that 
power should be on an equal footing with the traditional constraints o f speed and area. Much o f the 
prior art in terms of hardware to implement the SA-DCT/IDCT does not address all o f the required 
processing steps, and indeed none o f the identified techniques are designed with power as a primary 
design constraint. With a mobile platform in mind, the latter is very important and the SA-DCT/IDCT 
architectures proposed in Chapters 3 and 4 aim to fill this void.
1.2.4.2 Efficient Hardware Resource Allocation for Constant Matrix Multiplication Operations
From a more general viewpoint, many o f  the DSP basic enabling technologies (e.g. SA-DCT/IDCT) arc 
dominated by the so-called "fundamental” operations o f multiplication and addition [39], More specif­
ically, they contain many instances o f  “multiplication by constants" (i.e. in the product a x x  when the 
multiplier a is a constant and the multiplicand r  is a variable). Research has shown that for a survey of 
more than two hundred industrial examples, over 60% have greater than 20% operations that are multi­
plications with constants [40J. Apart from the DC I'/SA-DCT. some other common enabling technologies 
that use multiplication by constants include digital filters (both FIR and HR), the Discrete Fourier Trans­
form (DFT). colour space conversion transforms, and the Discrete Wavelet Transform (DWT) to name 
but a few [41], Optimisation o f these kind o f multiplications will significantly impact the performance 
o f  such tasks and the global system that leverages them. Since multiplication by constant operations are 
widespread in DSP applications, there has been widespread research into designing efficient datapaths for 
such computations [42] (a detailed review is given in Chapter 5). The design problem is non-trivial and 
many o f the previously proposed approaches arc sub-optimal since they derive solutions based on greedy 
heuristics. Chapter 5 discusses these issues in detail and proposes a set o f  electronic design automation 
(F.DA) algorithms that specifically tacklc the rcsourcc allocation optimisation problem for Constant Ma-
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tnx Multiplication (CMM) operations Such algorithms are important given the large amount of mobile 
applications that are built with fundamental CMM operations
1 3 Research Objectives
The research goals o f this thesis may be summarised as follows
1 To design and implement energy-efficient hardware architectures for the SA-DCT and the SA- 
IDCT
2 Verify that both architectures conform to the official MPEG-4 standard requirements by comparing 
the bitstreams of a software-only MPEG-4 codec to an MPEG-4 codec that computes the SA- 
DCT/IDCT using the proposed hardware architectures
3 To denve a power and energy normalisation framework that facilitates fair benchmarking of com­
peting architectures Benchmarking is difficult due to the unavailability of source code for the 
prior art and the fact that in general other approaches are implemented in different technologies 
For these reasons, some normalisations are required to justify any comparisons made
4 Using the derived framework, evaluate both architectures against the prior art in the literature in 
terms of area, speed, power and energy
5 To design and implement a hardware resource allocation algorithm for a general constant matrix 
multiplication operation (of which the SA-DCT/IDCT are particular cases)
6 Evaluate the proposed CMM algorithm against prior art proposed in the literature
1 4 Thesis Structure
This thesis is structured as follows
•  Chapter I -  Introduction
The introduction (this chapter) outlines the motivations for the research proposed m this thesis 
providing a global context The scope and objectives of the work are clearly outlined
•  Chapter 2 -  Technical Background
The technical background chapter outlines a more in-depth technical context for the work The 
general topics covered are digital video processing (in particular transform based-compression 
and object-based processing) and low power design (power dissipation phenomena, power analysis 
techniques and low power design techniques) A high level justification is also given for the CMM 
optimisation algorithm proposed in Chapter 5
•  Chapter 3 -  SA-DCT Architecture
The SA-DCT chapter provides a review of prior hardware implementations for the SA-DCT The 
proposed SA-DCT architecture is subsequently described in detail This is followed by confor- 
mancc testing results and evaluation against the pnor art
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•  Chapter 4 -  SA-IDCT Architecture
The SA-IDCT chapter provides a review of prior hardware implementations for the SA-IDCT, 
with special emphasis on the distinctions between the SA-DCT and the SA-IDCT The proposed 
SA-IDCT architecture is subsequently described in detail This is followed by conformance testing 
results and evaluation against the pnor art
•  Chapter 5 -  Dot Product High Level Synthesis
This chapter firstly outlines the taxonomy of multiplication by constant applications to illustrate 
where the CMM operation sits in relation to other similar operations This is followed by a char­
acterisation of the dimensionality o f the CMM optimisation problem parameters and a survey o f 
prior art with these parameters in mind Subsequently, the proposed optimisation algorithm is 
described in detail followed by experimental results that justify the approach taken and facilitate 
evaluation against relevant prior art
•  Chapter 6 -  Conclusions & Future Work
A summary of the main results achieved in Chapters 3, 4 and 5 is presented This is followed by 
a discussion of possible future research ideas to improve and/or extend the work presented in this 
thesis
•  Appendix A -  Leaf-Labelled Complete Rooted Binary Trees
This appendix provides some mathematical proofs that are related to the permutation space mod­
elling of the proposed CMM optimisation algorithm in Chapter 5 In high-level terms, the permu­
tations are related to the number of two input adder topologies possible for a generic multi-operand 
addition Then, for each topology, the task is to find how many different ways there are o f map­
ping addends to input pins, such that the resultant injective mapping from the set o f input pins to 
the set o f ‘network adder output pins’ is unique Essentially, the issue is finding out how many 
different associative combinations of two addends are possible while ensuring duplicates due to 
the commutative property of addition are not counted
1 5 Summary
We are currently witnessing the convergence of many diverse applications (communication, multi-media, 
internet, e tc ) onto a mobile platform Users constantly demand the conflicting goals (from a system 
design perspective) of enhanced performance and longer battery life Mobile digital video applications 
are certain to emerge in the near future, especially given that many of the key hardware components such 
as colour display, camera sensor and memory card are already present m the popular camera phones of 
today It is estimated that by 2009, more than 31 million Americans will use video messaging generating 
5 4B USD in revenue [43] The key challenges facing the engineering community have been outlined 
in this chapter and it is clear that there are two dominant underpinning paradigms -  efficient video 
compression and efficient hardware design This work aims to help in this regard by proposing efficient 
multimedia co-processors (SA-DCT, SA-IDCT) and a set o f algorithms that aid the design of a dominant 
general DSP operation -  the constant matrix multiplication (of which the SA-DCT and SA-IDCT are 
particular cases)
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C H A P T E R  2
Technical Background
2.1 In t roduct ion
This chapter gives a technical overview o f digital video processing and low power design to provide 
context for the research in subsequent chapters. The starting point for this thesis was to investigate 
power efficient hardware implementations for the SA-DCT/IDCT algorithms suitable for mobile devices 
(sec Chapter 3 and Chapter 4). Research in this has led the author to realise that the SA-DCT/IDCT 
arc instances o f a more general task in DSP and video processing the constant matrix multiplication 
(CMM). Since CM Ms arc a common task, and power optimisation is vital, this has led the author to 
research an electronic design automation (EDA) algorithm capable o f  optimising the hardware for a 
general CMM task (sec Chapter 5). The algorithm can be leveraged when implementing any application 
that uses CMM tasks.
Digital video applications arc primed to become mainstream on the emerging convergent mobile 
platform as discussed in Chapter 1. This chapter outlines why digital video requires complcx compres­
sion algorithms and gives a detailed overview o f the theoretical foundations o f these algorithms and 
the associated industry standards (see Section 2.2). MPEG-4 object-based compression, which requires 
the computationally intensive SA-DCT and SA-IDCT algorithms, is discussed in Section 2.2.5. With 
the application and algorithmic foundations outlined, there then follows a survey o f  approaches to im­
plementing such complex compression schemes on mobile embedded platforms which have extremely 
limited energy sources. As more features are integrated on the convergent device, the strain on its bat­
tery increases. This is problematic since consumers demand the conflicting goals o f more features and 
increased battery life. Because power consumption properties are so important, a comprehensive survey 
o f the sources o f power consumption in CMOS circuitry is given along with the most popular techniques 
for estimating and tackling this issue (see Section 2.3).
2.2 Digital Video Processing
Prior to discussing how video data is processed, it is essential to understand how an electrical represen­
tation o f  a video scqucncc is formed 144 J. At the most basic level on analogue image signal ts generated
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when a camera scans a two-dimensional scene and converts it into an electrical signal A video signal 
consists o f several successive image scans where each image is referred to as a frame The scanning 
process actually generates three signals for each frame corresponding to the primary colours red (R ), 
green (G ) and blue (B ) To generate a digital image, each of the RGB signals are sampled and then 
quantised to a certain number of bits (usually eight) per sample Each quantised sample is referred to as 
a pixel or pel and these are the fundamental unit o f image processing and analysis A frame is therefore 
a rectangular 2D array of pels where each pel location has three eight-bit values -  one for each of the 
R G B  colour components at that location
R G B  signals are usually transformed into another colour space called YC bC r where the Y  signal 
represents the luminance (or brightness) component o f the image whilst the Cb and CT components rep­
resent the chrominance (or colour) components This facilitates compatibility with black and white video 
but also helps compression since C5 and Cr are amenable to sub-sampling as discussed subsequently 
The transformation equations are outlined in Equation 2 1
Y 0 257 0 504 0 098 "
c b = - 0  148 - 0  291 0 439 g '
C r m 0 439 - 0  368 - 0  071 _ _ b '  _
R 'g ' b!  refers to the gamma-corrected version of the R G B  colour space Gamma-correction is a neces­
sary step to ensure that an image is displayed accurately on a computer screen All monitors scale input 
pixel voltages depending on their gamma function when displaying to a screen so the original RGB input 
voltages must be adjusted to R 'G 'S '  to counteract the effect
Most applications require standardised video formats, o f which there are many One example is the 
Common Intermediate Format (CIF), which has a luminance (K) frame resolution of 352 x 288 pels 
with a frame rate of 30Hz1 The chrominance bandwidths are half that o f the luminance since the human 
visual system is less sensitive to chrominance information [44] CIF is an example of the 4 2 0 image 
format -  here the chrominance components are sub-sampled by a ratio of two horizontally and by a ratio 
of two vertically as shown in Figure 2 1 A 4 2 0 frame is composed of three planes (one for each of Y ,  
Cb and Cr) as illustrated in the figure, and these planes are usually passed to video processing tools in 
sequence when processing the frame Each plane is sub-divided into non-overlapping 2D blocks of 8 x 
8 pels For every four Y blocks there are two chrominance blocks -  one for each of Cb and Cr (if the 
format is 4 2 0) Each group of corresponding six blocks is referred to as a macroblock as illustrated in 
Figure 2 1 In a single CIF frame there are 396 (22 x 18) macroblocks
Chrominance sub-sampling is the first step taken in compressing the video data without any loss per­
ceptible to the human eye However, further compression of video data is necessary when you consider 
that the bit rate for uncompressed CIF is approximately 4 5MB/s (152064 bytes per frame x 30 frames 
per second) 1 The remainder o f this section summanses the techniques used to compress video into the 
most compact form possible for storage or transmission over a network to a compatible decoder2 Typi­
cally, compression ratios are traded off against decoded video quality and the acceptable quality depends 
on the application, but it is usually possible to compress video data to a very high degree with only minor
'The lower resolution Quarter Common Intermediate Format (QCIF) has a Y  component resolution o f  176 x 144
2This thesis primarily concentrates on DCT based codecs -  wavelet based compression codecs (as used in JPEG-2000) are 
only briefly desenbed
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quality degradation.
The achievement o f high compression ratios for video data is made possible primarily because of 
the huge amount o f redundancy present in such data. These redundancies may be broadly classified as 
follows:
•  Spatial Redundancy Taking a single frame in isolation, it is highly probable that neighbouring 
pixels arc highly correlated.
•  Temporal Redundancy -  Most o f  the time it is likely that successive frames will be very similar in 
terms o f their pixel content.
•  Perceptual Redundancy -  The human visual system is less sensitive to high frequency information
[44].
The above are very intuitive properties but they can be exploited by very’ powerful compression tech­
niques to remove as much redundant data as possible with minimal degradation o f  perceptual decoded 
quality for efficient transmission or storage. The amount o f compression acceptable depends on the target 
application. In some cases (such as medical imaging) it is necessary that the decoded image be identical 
to the original image prior to encoding. This is called lossless coding, and hence redundancy can only 
be exploited to a limited extent. In lossy coding applications the compression can be more aggressive 
if  defects in the decoded image are permitted. Again, the acceptable level o f degradation depends on 
the target application and also the available bandwidth. In a low bit rate mobile environment it may be 
necessary to sacrifice some quality to ensure the compression rates are high enough to guarantee real 
time decoding.
2.2.1 A G eneric V ideo C om pression System
This section will briefly explain how a general video compression scheme works to illustrate how the 
redundancies outlined previously arc exploited. The conccpt behind the system as a whole is explained 
and each o f  the tools involved are introduced. It is not the intention o f t his document to discuss each tool
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in depth as each arc worthy research topics in their own right. The author’s work focuses on the object- 
based derivative o f the Discrete Cosine Transform (DCT) tool and this section gives a system context for 
the DCT. The DCT itself is given an in-depth treatment in Section 2.2.3.
A generic video coder/decoder (codec) is illustrated in Figure 2.2 (45J. A system like this is com­
monly referred to as a hybrid coder as it employs a combination o f intraframe (transform-based com­
pression) and interframc (differential pulse code modulation (DPCM) theory) techniques. The interframe 
processing stage exploits temporal redundancy and this is followed by intraframe coding, which exploits 
the spatial and perceptual redundancy o f the result.
2.2.1.1 Intraframe Compression
Intraframe coding means that the frame is coded without any references to other frames. In relation to the 
codec in Figure 2.2, the feedback loop is not used in intra mode and the equivalent system is illustrated 
in Figure 2.3. If a frame is to be intra coded, it is fed to the above system in non-overlapping 8 x 8 pel 
blocks. Each o f the blocks for all planes undergoes transformation, quantisation and entropy encoding. 
Recall that each frame has a Y ,  C and Cr plane and these planes are usually processed in turn per 
macroblock in a horizontal raster order.
8 x 8  Block Transform The transform tool exploits spatial and perceptual redundancy in a frame. 
It maps spatial pci data to the frequency domain where each transform coefficient represents a spatial
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frequency from DC up to the Nyqvist limit The reason for doing this stems from the fact that the image 
energy of most natural scenes is concentrated in the low frequency region and that humans are less 
sensitive to high frequency information This suggests that operating in the frequency domain may make 
compression operations easier Therefore the transform block converts data to the frequency domain to 
make subsequent quantisation and coding more efficient This is achieved by decorrelating-correlating 
the signal energy (Section 2 2 2 explains this in much greater depth) The transform usually used for 
image and video coders is the Discrete Cosine Transform (DCT)
Quantiser It should be noted that the transform block does not achieve any compression in isolation 
-  it merely converts the data to an alternate representation Subsequent quantisation and variable length 
coding give the necessary bit rate reduction Since the higher frequency coefficients are less important 
and have quite low values, they can be more coarsely quantised and may indeed be quantised to zero 
Depending on the activity in the block, it may only be necessary to retain the DC value and a few low 
frequency coefficients as opposed to all 64 pel values without affecting the decoded frame quality More 
detailed information on quantisers and quantiser design may be found in [44, 45, 46]
Variable Length Encoder To achieve further compression, the quantised transform coefficients un­
dergo variable length coding (VLC) The idea behind VLC is that the length of the code assigned should 
vary inversely with the probability of occurrence of that code thus reducing the amount of bits required 
to represent the information [45] The first step involves zigzag scanning (as shown in Figure 2 4) and 
run-length coding of the quantised transform coefficients (referred to as symbols in information theory 
parlance) into coding events These coding events have lower entropy than the original symbols The 
quantised coefficients are zigzag scanned in order o f ascending frequency since there is a high probability 
that the high frequency coefficients will be long runs of zeros after quantisation The next step is referred 
to as source coding, which involves replacing the coding events with binary codewords, the length of 
which depends on their probability of occurrence [44] The most commonly used source coding schemes 
are Huffman Coding and Arithmetic Coding [44] The VLCs generated for each block are then routed 
out to the bit-stream where the system level controller multiplexes them as appropriate
2 2 12  Interframe Compression
To exploit the temporal redundancy in video data, the codec in Figure 2 2 operates in inter mode A 
prediction of the current frame is formed (using a technique called motion estimation and compensation) 
and the prediction residual is then coded using the techniques outlined in the previous section This is
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done because the entropy o f  the prediction residual is much lower than that o f the frame itself -  this is 
especially tme at high frame rates when successive frames are likely to be almost identical.
Generating the Reconstructed Reference Frame -  The Decoder To create a prediction for a current 
frame based on one or more reference frames it is inappropriate to use the raw uncompressed data as a 
reference. The reference frames used must be identical to the frames that will be reconstructed in the 
decoder. This is because the prediction generated in the encoder must be identical to that generated in the 
decoder in order for the coded prediction residual that is transmitted to be appropriate in both systems. As 
a consequence, a decoder must also be present in the encoder hence the name codec (coder/decoder). 
A generic video decoder is shown in Figure 2.5. To create a decoded prediction residual the data must 
undergo the opposite operations to the intra coding operations (i.e. Variable Length Decoding (VLD), 
inverse quantisation and an inverse transformation). This residual is added to the prediction (inter mode 
only) to generate the reconstructed frame. It is intuitive to see how the decoder in Figure 2.5 fits into the 
feedback loop in the codec in Figure 2.2.
Motion Estimation and Compensation Given a current frame and a reference frame3 (a previously 
reconstructed frame) a prediction is formed for the current frame by using motion estimation and com­
pensation. The motion estimation tool starts by loading the current frame into memory and processes the 
frame on a macroblock-by-macroblock basis. For each 16 x 16 V' component o f  the macroblock in the 
current frame, the tool searches a certain region o f the reference frame for the closest match. The search 
strategy used can vary and some examples include [47J:
•  Full Search
•  Logarithmic Search
•  Hierarchical Search
This match is evaluated using a block-matching algorithm (BMA). Some o f  the more popular BMAs 
include:
•  Cross Correlation Function (CCF)
•  Mean-Squared Error (MSE)
1 The reference frame is typically the previous frame in the video sequence, although som e standards (e.g. MPEG-1. MPEG- 
2 &. MPEG-4) allow predictions based on future frames
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•  Mean Absolute Difference (MAD)
•  Sum o f Absolute Differences (SAD)
The motion estimation tool searches the reference data search window for the corresponding 1 6 x 1 6  
macroblock component with the best value according to the adopted BMA. In general this macroblock 
component will not be at the same coordinates as the current macroblock component so a motion vector 
(MV) is calculatcd to represent the offset. To generate the prediction frame (or motion compensated 
frame) for the current frame the MVs for cach macroblock are used to translate the associated mac­
roblock component with the best match in the reference frame to the location o f the current macroblock 
component in the current frame. This process is more clearly illustrated in Figure 2.6 [44].
The motion compensated frame is the prediction o f the current frame and this is subtracted from the 
current frame to create the prediction residual as shown in Figure 2.2. The prediction residual based 
upon motion estimation and compensation in general will have much lower entropy than a prediction 
residual formed by a simple frame difference. As a consequence, the temporal redundancy o f  the data 
is extensively exploited resulting in improved compression efficiency. To be clear -  the outputs from 
the motion estimation and compensation tool are a predicted frame and a set o f  motion vectors (one for 
cach macroblock). These MVs then undergo entropy coding and the VLCs produced are multiplexed 
appropriately into the output bit-stream. As shown in Figure 2.2, the prediction residual is encoded 
using the DCT-based intraframc processing steps. This fact re-enforces the importance o f  the DCT 
operation in a video compression system. Usually the BMA is evaluated for the Y component o f each 
macroblock only and a scaled version o f the resulting MV is assigned to the corresponding chrominance 
components when generating the chrominance motion compensated frame planes. Motion estimation 
and compensation is the most computationally demanding task in a video codec and a survey o f power
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efficient hardware implementations are discussed in [48]
2 2 13  Inter/Intra Mode Decision
The mode decision logic that decides whether the codec in Figure 2 2 operates in inter or intra mode 
depends on the specific standard adopted (a brief survey of the popular industry standards is given in 
Section 2 2 4) This decision may be made at the frame or macroblock level, although individual blocks 
can be coded m inter or intra mode Usually an entire frame is intra coded periodically to create a new 
reference frame to guard against the current frame and the reference frame becoming too dissimilar (and 
the prediction residual becoming too large) Big differences may occur at a shot cut or at a scene cut so 
refreshing the reference frame is necessary Periodic intra frames also provide “random” access points 
in the bit-stream since they can be decoded without reference to a previous or future frame
2 2 2 Transform  Theory O verview
Many image and video compression standards use transform-based compression techniques to achieve 
highly efficient compression ratios The transformation process literally transforms the input data to an 
alternate representation, which is more amenable to compression than the original representation By 
processing the data in the transform domain, it is easier to exploit the signal redundancy and achieve 
lower bit-rates for transmission Both representations are equivalent and we can switch between the two 
seamlessly This is possible because the transformation itself is a lossless process and performing the 
inverse transformation retrieves the original image data It should be noted that it is a misnomer to talk 
about transform compression since the transformation process itself does not achieve any compression 
in isolation -  hence the term transform-based compression This section introduces in detail the math­
ematical principles behind transform-based compression with special emphasis on the Discrete Cosine 
Transform (DCT) and its Shape Adaptive extension (SA-DCT) A survey of the algorithms and architec­
tures proposed in the literature for the DCT/SA-DCT are deferred until Chapter 3 where the proposed 
SA-DCT implementation is outlined
2 2 2 1 Discrete Linear Orthonormal Transforms
ID Transforms Video data is generally arranged in sequential rectangular frames, which are arrays 
o f pixels whose values are sampled values produced by an imaging device Hence, any transform that 
operates on such discrete data must also be discrete Discrete transforms find applications in many 
diverse areas of science, engineering and technology In general, ID discrete transforms transform an 
JV-point data sequence into N  transform coefficients The transformation is done by comparing, using 
a dot product, the Appoint data sequence with a set (of size N ) basis functions To be clear, there 
are N  basis functions -  each with N  samples/elements since the transform is discrete A geometrical 
interpretation of the process is that the data is being transformed from one system of coordinates to 
another system of coordinates by a rotation and possibly a reflection This second system is chosen so 
that the most o f the coefficients (that define locations in this second system) have low values, and this 
fact can be used to aid compression
Since most practical applications require encoding and decoding, a (most probably) linear forward 
A  and inverse A -1 transform pair are necessary It is usually convenient to represent such a forward and
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inverse transform pair in terms of linear matrix multiplications as m Equation 2 2 [44]
X  =  A x i e i  =  A “ 1 x X  (2 2)
Here the vector x  contains the original (spatial) representation of the data, and the vector X  contains the 
transformed representation The 2D matrix A  contains the set o f basis functions, and the choice of A  
corresponds to the choice of transform, which is application dependent Equation 2 2 is a ID transform 
pair -  vectors x  and X  are ID vectors (of size N)  and A  and A -1 are 2D N  x ./V matrices that contain
N  1D basis vectors each The transformation is an orthogonal transform if the inverse of the basis matrix
A  is its transposition as shown in Equation 2 3
x  =  A -1 =  A t  (2 3)
This means that the implementation of the inverse transform is much the same as implementing the for­
ward transform since it uses the same basis matrix albeit transposed This aids efficient software/hard­
ware design and permits the integration of a single forward/inverse transform module with mode selec­
tion logic The set of basis functions discussed earlier form an orthogonal set in an TV-dimensional space 
(for an //-po in t transform) Geometrically, this means that each basis function may be considered as an 
N-dimensional vector -  each pointing m a mutually exclusive direction in an iV-dimensional space In 
fact, a more general form of orthogonality is umtanty A unitary matrix has the property that its inverse 
is equal to the transpose of its complex conjugate (Equation 2 4)
X  =  A -1  =  A*r  (2 4)
In this case, an orthogonal matrix is also a unitary matrix It is useful to keep in mind the distinction 
between orthogonality and umtanty if a complex transform is being considered However, the discussion 
m this thesis restricts itself to dealing with basis functions that are purely real
The set o f N  orthogonal basis functions (each with N  samples) described by A  are in a sense com­
plete m that they capture every way that the data in vector x  can change -  i e capture all the spatial 
frequencies This means that N  transform coefficients are enough to represent N  data samples exactly 
The proof of this concept stems from Fourier’s theorem but may be understood intuitively with the ideas 
o f sampling theory [49] In the discrete sampled domain we know that samples are meaningful only if 
the frequencies captured are less than or equal to the Nyqvist frequency of the input analogue waveform 
(i e /s /2  -  half the sampling frequency) Therefore, the highest frequency we need consider is that 
represented by two adjacent samples Even if  higher frequencies existed before sampling they are now 
aliased down below f s/2  So for an N  point vector only N  transform coefficients are needed for each 
basis function from frequency } s/ N  up to the Nyqvist frequency to capture the information completely 
An orthogonal transform becomes an orthonormal transform if each of the orthogonal basis vectors 
is also a unit vector in its corresponding direction An orthonormal transform is useful since the energy 
o f the data is preserved in the transform domain (the sum of the variances of x  is equal to the sum of the 
variances o f X)  This equivalence can be proved by demonstrating that the squares of the vector norms
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are equal [50]:
,v -i
i i x i i 3 ^  y. i x <n > iJ  s  i m i j  <2 -5 >
>«=o
This by definition allows perfect reconstruction o f the original data when the inverse transform is applied.
Although an orthonormal transform preserves signal energy in both domains, the weighting o f this 
energy is distributed very differently when one compares the spatial and the transform domains. Ortho- 
normal transforms have the ability to concentrate a large fraction o f  the average energy o f  the data into 
a few transform coefficients. It is this idea that is exploited in transform-based compression systems for 
image and video data. Some transforms do a better job than others depending on the statistical properties 
o f  the data being transformed.
In the field o f image and video compression, the choice o f transform is based on the fact that neigh­
bouring pixels in a frame are likely to be very similar, i.e. highly correlated. An image is often modelled 
as a first-order Markov process for which the correlation between pixels in the image is proportional to 
their geometric separation. If this is the case, there is a certain amount o f spatial redundancy present in 
the data. The transform process exploits this redundancy and subsequent clever quantisation and coding 
stages achieve a high compression ratio, which leads to the average bit rate being reduced significantly.
To summarise, transform-based compression using discrete orthonormal transforms is very efficient 
since:
•  Most o f  the signal energy is decorrclatcd-correlated and compacted into relatively few coefficients, 
so not all coefficients need to be transmitted to maintain quality.
•  The coefficients that are sent can be quantised to various degrees o f accuracy since "not all trans­
form coefficients are created equal" (The human visual system is less sensitive to high frequency 
data so the higher frequency coefficients can be coarsely quantised).
•  Coefficients have a very non-uniform probability distribution, so are potentially suitable for en­
tropy coding.
Extension to 21) For video processing, a  2D transform is generally used since uncompressed video 
is arranged into sequential rectangular 2D frames. It is possible to rearrange a 2D frame into a long 
1D vector and use a 1D transform but this method docs not exploit correlation in both horizontal and 
vertical directions. A 2D transform o f a frame tends to be an iterative process o f transforming successive 
non-overlapping X  x X  blocks within that frame where N  divides evenly into the frame resolution. So 
reconsidering Equation 2.2 the vectors r  and X  are now 2D X  x JV blocks y  and Y .  Therefore the set 
o f  basis functions A becomes a set o f basis functions/i mages B , i.e. B  is a block matrix where cach 
clement o f B  is a matrix itself. A 2D transform pair is shown in Equation 2.6.
r = B x y o , V =  B ‘ l x y  (2.6)
There arc now X  x N  basis images each with X  x .V elements since the transform is still discrete. To 
visualise this, consider that the basis images represent .V x N  difierent arrays o f  pixel values. Given a  set 
o f  :Y x jY transform coefficients, the inverse transformation operation consists of multiplying cach basis 
image by its corresponding coefficient and summing the X  x X  sets o f  resultant pixel values. The pixel
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values o f the basis images, and the different distribution o f  these values, mean that with an appropriate 
set o f coefficients we can regenerate any pattern o f pixels. The forward transformation process may be 
thought o f  as finding the set o f  N  x .V coefficients that, when multiplied by the basis images, yield the 
original N  x AT pixel block. Implementing a 2D transform directly is generally inefficient and most 
implementations exploit a useful property o f B. If B  can be factoriscd into two ID kernels as shown in 
Equation 2.7a then the orthonormal transform is said to be separable and the transformation equations 
may be re-written as in Equation 2.7b [51].
B  =  A 7 A (2.7a)
K =  A x ( y x A r ) « y = A r x ( V x  A ) (2.7b)
Equation 2.7b implies that a 2D orthonormal transform can be implemented by an .V-point 1D transform 
on each o f the N  rows o f y  and subsequently performing an N -point 1D transform on each o f the N  
columns o f the result. This fact is exploited when implementing fast algorithms and efficient hardware 
architectures for the transform. This separable property means that all the techniques for implementing 
a 1D transform can be applied to the 2D case, and indeed for any higher order dimension.
Two issues arise from this discussion; an appropriate choicc o f N  and whether or not the extension 
o f  the transforms to higher dimensions is necessary. Considering the former, in general N  =  8 or 16 is 
used in image coding. Although there may be correlation between neighbouring N  x N  blocks, it is too 
insignificant to warrant a larger value o f N . Small block sizes also allow the use o f sophisticated adaptive 
transforms that can be tailored to local statistics. This also means that the subsequent quantisation error 
spreads to a smaller area and is therefore easier to control. Indeed, the most recent video conferencing 
standard (H.264 as introduced in Section 2.2.4) advocates the use o f flexible block sizes o f  JV » 2, 4, 8,
16 depending on the context. From an implementation point o f  view, hardware complexity in terms o f
memory size and logic is reduced considerably with small N  compared with a 2D transform o f an entire 
frame. For high-throughput applications, parallel processing is possible since each o f the .V x N  blocks 
within a frame can be transformed independently. The predictor generated by the motion estimator also 
improves with a smaller block size, and this is why the latest H.264 video compression standard is based 
primarily on a 4 x 4 transform [52].
Secondly, it may seem intuitive to extend the transform to 3D to decorrelate between corresponding 
blocks in successive frames. The reason why this is generally not done in a typical video codec is that the 
motion estimation and compensation process can decorrelate this data more easily than a 3D transform 
could so in most video codecs an 8 x 8 2D transform is used. The implications for implementation 
complexities arc another reason why 3D transforms are not commonly used.
2.2.3 T he D iscrete C osine Transform  (D C T)
Good transforms compact the largest amount o f energy into the smallest number o f coefficients. How ­
ever, not all pictures have the same statistical characteristics. Therefore the optimum transform is not 
constant, but depends on the block-by-block video content. It is possible to recalculate the optimum 
transform matrix for each new data block being transformed, and this is exactly what the Karhunen-Loeve 
Transform (KI.T) does [33], The basis functions for a K IT  arc the eigenvectors o f the cross-covanancc
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matrix for the particular data block being transformed Therefore the KLT completely decorrelates the 
data Statistically it packs the most variance into the fewest number of transform coefficients thus min­
imising the mean square error for subsequent compression Although the KLT is statistically optimal, it 
is too complex to implement in a practical codec This is because the transform matrix must be calculated 
and then indicated to the decoder for each block, which is a significant overhead for any compression 
system -  especially m a low-bandwidth mobile environment
The Discrete Cosine Transform (DCT) offers a compromise, and is actually quite close statistically 
to the optimal KLT but without the added complexity There are numerous definitions for the DCT, and 
the most popular is the so-called DCT-II that was proposed by Ahmed, Nataraqan and Rao m 1974 [54] 
Equation 2 8a defines the ID DCT-II for an N-point vector, where fc =  {0,1, , N  — 1} and F(k)
denotes the k th DCT coefficient The vector f ( x )  represents the data vector with C(0) =  l / \ / 2 ,  and 
C(k)  =  1 otherwise Equation 2 8b defines the corresponding inverse transform (ID  IDCT-II)
IT  iV_1
x —0
N - 1
k=0
(2 8a)
(2 8b)
The shape of the basis functions for the DCT-II are illustrated in Figure 2 7 for ./V = 8 It can be seen 
that the first cosine is used to evaluate the average or DC value of the TV-point sequence The subsequent 
cosines have frequencies that are half integer multiples o f f s/ N  up to the Nyqvist frequency The reasons 
why these basis functions are powerful are quite subtle and can be explamed using Fourier’s Theorem 
[44] This theorem is defined for periodic and theoretically infinite signals, but image data is not infinite 
or in general periodic Therefore to use Fourier theorem on image data we need to take successive win­
dowed blocks of this non-periodic data, and an artificially periodic waveform must be created for each 
block using the data in that particular block How to create that periodicity is a design decision -  but it 
turns out that using a windowed data block to create half-range even periodicity gives good energy com­
paction and does not introduce any undesirable jump discontinuities (which lead to Gibbs phenomenon) 
Again from Founer theory, this leads to the need for cosme basis functions that have frequencies that are 
half integer multiples of f s/ N  up to the Nyqvist frequency, l e the DCT basis functions This is why the 
DCT is popular -  the relatively good energy compaction and the data independent basis functions make 
the design of a video codec much easier
The DCT-II and IDCT-II may be generalised to 2D, as illustrated by Equations 2 9a and 2 9b In this 
case k I = {0,1, , N  -  1} and F ( k , I) denotes the DCT coefficient at coordinate (fc, I) Data f ( x ,  y)
is the input data at coordinate (a;, y) with C(0) — l/> /2 , and C(k)  — C(l)  =  1 otherwise
TV— 1 N ~  1
F( k , l )  = - j= C { k ) C { l )  ] T  £  f ( x ,  y) cos
y= 0 x= 0
N - 1 N - 1
/ ( * . y )  =  t h E E  C ( k ) C ( i ) F ( k , i )
v iV , n , n
COS
(2x  +  l ) k n  
2N
(2x +  1)/C7T 
2N
cos
cos
(2 9a)
(2 9b)
1=0 k=0
The basis images for equation 2 9a with N  = 8 are illustrated in Figure 2 8 It is intuitive to see that each
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Figure 2 8 Basis Images for 2D DCT-II with N  = 8
basis image captures different frequency information from DC (top left comer image) to the Nyqvist 
limit (bottom right comer image) Each DCT coefficient F( k ,  I) produced by the N  x N  2D DCT is a 
dot product o f all the N  x  N  input samples f ( x , y )  with a corresponding cosine-based weighting image 
that depends on the coefficient’s position in the output array and the position o f the sample m the input 
array
2 2 3 1 The Discrete Wavelet Transform (DWT) - An Alternative9
The choice of the DCT is not inevitable, and there are many alternatives A lot o f research has been 
carried out into efficient implementations of the Discrete Wavelet Transform (DWT) for example, and it 
has been incorporated into the JPEG-2000 and MPEG-4 (for static textures) standards One reason for 
the adoption of the DWT is that it is inherently scalable The DWT process can be repeated for as many 
iterations as desired or required The decoder may stop at any time by using a subset of the bit-stream 
depending on its capabilities if full resolution is not required Wavelet compression is claimed to be 
more efficient at low bit rates At low bit rates, the DCT introduces block artefacts, which are precisely 
the artefacts to which the human psycho-visual system is most sensitive On the other hand, excessive 
quantisation of DWT coefficients leads to smearing of detail, which is more difficult for humans to see 
A comparative study of the DCT and DWT coding schemes is given m [55] by Xiong et a l , and 
concludes that for still images the DWT outperforms the DCT by the order of about ldB PSNR It also 
concludes that the advantage of the DWT is less obvious for video coding Xiong et al also claim that
22
a hardware or software implementation o f  the DCT is less expensive than that o f the DWT. So although 
the DWT gives better performance at low bit-rates, the additional computational complexity makes the 
DCT seem a better alternative to the DWT from a low power hardw are accelerator design point o f  view.
Even with the emergence o f the DWT, the DCT will hold favour for a long time, as there has been a 
lot o f research effort invested in it and it is employed by many industrial standards. The advantages of 
using the DCT for image and video compression are clear and are based on the properties exhibited by 
the DCT [46]:
•  Has all the advantages o f any discrete orthonormal transform as described previously.
•  Close to statistically optimal KLT (in terms o f MSE and energy compaction) compared to other 
alternatives for image and video data and is much simpler to implement since the basis functions 
are independent o f the image data.
•  Real arithmetic is sufficient for a cosine series.
•  It is a separable transform, so can be easily extended to higher dimensions.
•  Has many fast algorithms.
•  Has many VLSI implementations suitable for various constrained environments (see the survey in 
Section 3.2).
•  Has been adopted by most standards including the MPEG series and JPEG.
2.2.4 Im age and Video C om pression  Standards O verview
This section aims to give a brief overv iew o f the evolution o f  the most popular digital image and video 
standards including how they differ from each other. More details on these standards can be found in the 
cited references. In general, the standards outlined here all have some flavour o f the generic codec engine 
detailed in Section 2.2.1. Broadly, the video standards have evolved under the two brand names o f  H.26* 
and MPEG-x [45J. The H.26x codecs arc recommended by the International Telecommunication Union 
(ITU-T), and are targeted to telecommunication applications such as video conferencing and video tele­
phony. The MPEG-* codecs arc recommended by the Motion Picture Experts Group (of the International 
Standardisation Organisation and the International Electrotechnical Commission, Joint Technical Com­
mittee number 1 ISO/1EC JTC I ), and are designed to address the needs o f  video storage, broadcast 
TV and video streaming. A flowchart illustrating when the main digital video standards were released 
is given in Figure 2.9. The still image standards released by the Joint Picture Experts Group (JPEG) are 
also included for completeness.
2.2.4.1 Still Picture Coding -  JPEG and JPEG-2000
In the mid 1980s, a collaboration between the ITU-T and ISO led to the image compression standard 
known as JPEG: the Joint Photographic Experts Group [45]. The JPEG compression scheme is es­
sentially an intra-mode only video codec as shown in Figure 2.2 since a still image has no reference 
frames. A JPEG standard specifies two classes o f operation, namely lossy or lossless4 compression. The
*Thc lossless compression class is based on a predictive coding algorithm and is not iraasform based.
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Figure 2.9: Evolution o f  Video Coding Standards by the ITU-T and ISO/IEC [45]
JPEG-2000 standard has subsequently been developed to cater for the wider spcctmm of modem multi- 
media applications. It is similar to JPEG, but has greater flexibility with more sophisticated pre and post 
processing. A key difference between JPEG and JPEG-2000 is that JPEG-2000 uses the DWT instead 
o f the DCT. JPEG-2000 has superior low bit rate performance, and includes features like image security 
watermarking and region o f interest coding [19. 45].
2.2.4.2 H.261
The demand for low bit rate real time video telephony and video conferencing provided the impetus for 
the development and release o f the H.261 video standard in the late 1980s. The bandwidth targeted by 
H.261 was baseline ISDN (Integrated Services Digital Network) o f 364 kb/s but this was later extended 
to systems based on multiples (1 to 30) o f 64 kb/s. The H.261 standard adopted the hybrid codec archi­
tecture and was a milestone for real time low bit rate coding o f  video o f  reasonable quality. An attractive 
feature o f the H.261 standard (as with all digital video standards it must be said) is that it is defined 
in terms o f the bit-strcam and decoder sequencing. This leaves scope for designers to incorporate new 
innovations on the encoder side to meet specific needs while maintaining compliance with the standard 
decoder. For example, the standard specifies that the use o f motion estimation to generate the predictor 
is normative, but the algorithm used to implement the motion estimation is non-normative. Hence differ­
ent implementations o f the standard can use distinct motion estimation search strategies etc.. but all are 
compliant once they generate a normative bit-stream.
2.2.4.3 MPEG-1
In the early 1990s the MPEG body started to investigate coding techniques for storage o f video on CD- 
ROMS at a bit-rate o f about 1.5 Mb's (the maximum rate that could be handled by CD-ROM drives at 
the time). CD-ROMs were targeted since at the time they were the only portable medium that could 
support the storage requirements for digital video. H.261 was used as the starting point in the develop­
ment o f this new standard (referred to as M PEG-1), although M PEG-1 and H.261 do not have compatible 
bitstreams. Since MPEG-1 was targeted to storage applications (a.\ opposed to real time video confcrcnc-
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ing), compression efficiency could be improved at the expense of latency (e g by allowing bi-directional 
prediction) Another goal o f the MPEG-1 standard was to be a viable alternative to analogue VHS stor­
age As such, MPEG-1 was designed to offer the same features as VHS (fast forward/reverse, freeze, 
random access, ) although the degree of access and manipulation is inversely proportional to the 
compression efficiency (since only intra coded frames can be manipulated for these features)
2 2 4 4 MPEG-2
Following the success of H 261 and MPEG-1 there was a need for a video codec to support a wider 
variety of application areas [45], and ISO/IEC and the ITU-T collaborated to release MPEG-2/H 262 
(more commonly referred to as MPEG-2) in 1995 The target bit rate for MPEG-2 is approximately 
4 - 1 5  Mb/s and the standard is used m areas such as digital TV (satellite and cable) and DVD The 
primary differences between MPEG-1 and MPEG-2 are the picture resolutions supported and scalability 
MPEG-2 can support a wider range of picture resolutions and frame rates from Source Input Format 
(SIF) to High Definition Television (HDTV)5, and also supports coding o f interlaced video sources The 
scalability feature was introduced to increase flexibility and to accommodate the varying capabilities 
of different receivers on the same service Different clients can decode a subset of the same bitstream 
at various qualities, temporal or spatial resolutions Alternatively in a networking application the less 
essential parts o f the bitstream may be discarded based on network congestion HDTV resolution coding 
was seen as the next target (and work started on MPEG-3) but it was found that MPEG-2 was versatile 
enough to support HDTV and MPEG-3 was abandoned MPEG-2 has also proven to be a success and it 
is foreseen that in the USA by 2014 the existing transmission of analogue National Television Standards 
Committee (NTSC) video will cease and HDTV MPEG-2 will be the only terrestrial broadcasting format
[45]
2 2 4 5 Very Low Bit Rate Coding -  MPEG-4 and H 263
Despite the successes of the earlier MPEG standards, there was still a need to accommodate the coding of 
video at very low bit rates (under 64 kb/s) The emergence o f the wireless industry has been a major dnver 
towards this goal since the channel capacities o f mobile networks are very limited, hence a new MPEG 
standard called MPEG-4 was formulated to meet these demands However, MPEG-4 was also used as a 
vehicle for meeting other requirements such as coding of multi-viewpoint scenes, graphics and synthetic 
scenes (as well as improved compression efficiency for conventional natural scene coding) MPEG-4 
has evolved into a huge standard with something for all applications, and this has caused criticism of the 
standard as well as praise As such, MPEG-4 has been optimised to operate at a range of bit rates It 
was explicitly optimised for three ranges (below 64kb/s, 6 4 - 3 8 4  kb/s and 384 kb/s -  4 Mb/s), but can 
also operate at higher bit rates for studio and broadcast applications [49] Perhaps the most significant 
feature of MPEG-4 is that it has adopted a scene representation in terms of the individual audio-visual 
objects that make up a scene and each object is encoded independently Object-based coding is discussed 
in Section 2 2 5 in more depth, but its main benefit is that it helps to make best use of the bit rate and 
opens up many new application areas
5SIF has a resolution o f  384 x  288 HDTV has a resolution from 768 x  576 up to 1920 x  1280
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Work has also been undertaken by the ITU-T to meet the needs of very low bit rate coding and the 
resultant standard is called H 263 This standard is built on H 261 although it uses more sophisticated 
methods to code the transform coefficients and the motion vectors [44, 45] Some subsequent improve­
ments to H 263 have been proposed (H 263+/H 263++) that enhance the compression efficiency even 
further and these have become annexes to the standard However, H 263 does not support object-based 
coding
2 2 4 6 Advanced Video Coding (AVC) -  H 264 / MPEG-4 Part 10
After the successful collaboration resulting in H 262/MPEG-2, the ITU-T and MPEG decided to work 
together again on very low bit rate video They founded a project called H 26L (where L stands for long 
term objectives), whose objective is to create a single video standard to outperform the more optimised 
H 263 and MPEG-4 codecs The official title o f the new standard is Advanced Video Coding (AVC), but 
it is known by the ITU-T group as H 264 and by MPEG as MPEG-4 Part 10
AVC represents a significant step forward and it has developed the video coding tools in synchro­
nisation with the VLSI technology that is available today or will be available in the near future Some 
features that were too expensive with the state of the art technologies when earlier standards were being 
developed are included in the AVC standard It is claimed that AVC improves over MPEG-2 in terms of 
coding efficiency by a factor of two while keeping the cost within an acceptable range [52] Some of the 
new features include enhanced motion-prediction capability, use of a small block-size integer arithmetic 
transform, adaptive m-loop de-blocking filter and enhanced entropy coding methods [52] Smaller block- 
size transforms reduce blocking artefacts and facilitates better prediction Since H 264 makes extensive 
use of prediction it is very sensitive to prediction “drift” This drift exists due to arithmetic round-off 
in the DCT/IDCT The use of integer arithmetic lessens the computational burden of the transform and 
eliminates this drift [56] As well as improved compression efficiency, AVC offers greater flexibility for 
effective use over a wide variety of network types and application areas However, H 264 is not capable 
o f object-based compression
2 2 5 O bject Based Processing
When introducing the MPEG-4 standard in Section 2 2 4 it was mentioned that it uses a radically different 
approach to coding a video scene MPEG-4 considers a scene as being composed of distinct audio-visual 
objects and each is coded independently In this context, an object may be defined as “something in 
the scene with which the user or system would like to interact” This is revolutionary in many respects 
(e g user interaction, scalability, error robustness etc ), but has significant coding implications Earlier 
standards encoded a frame as a single rectangular object In MPEG-4, a video frame may contain differ­
ent natural or synthetic items and these are classed as objects and may be coded independently Video 
objects can be any arbitrary shape in general MPEG-4 is also backward compatible in that it can code 
the entire frame as the sole object (these are referred to as the simple profiles)
The advantages of object-based coding are manifold and include [17, 19, 44, 57]
•  Encodmg of objects at different qualities and spatial/temporal resolutions according to their im­
portance
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•  Content-based interaction with objects giving web-like manipulation of a scene (e g an interactive 
shopping or teaching expenence)
•  Object re-use and virtual scene creation (e g insertion or deletion of advertisements)
Coding each object independently facilitates many new applications as well as improving the compres­
sion efficiency O f course this process assumes that the arbitrarily shaped objects have been defined 
and segmented from the frame prior to encoding The segmentation process produces an alpha mask, 
which defines which pels in the frame belong to the segmented object This is a non-tnvial issue and a 
significant research challenge in itself
2 2 5 1 Video Object Segmentation
The segmentation process involves the identification o f semantically meaningful video objects from a 
frame The difficulty with this is that what constitutes a object depends on the application For example, 
in a video telephony application the human face could be the object o f interest However, in a biometric 
identification application the eyes could be the object o f interest (e g for retinal scan identification) 
Hence video object segmentation is an ill-posed problem in general However, as briefly summarised 
here, there are some generic approaches based on extracting and labelling image regions of similar 
properties such as brightness, colour, texture, motion and others [45] The segmentation process can 
be performed either automatically or semi-automatically (1 e guided by some user interaction) It must 
be emphasised that the applicability of these general approaches depends heavily on the application
A comprehensive survey of approaches to video object segmentation is given by Zhang and Lu in 
[58] The broadest classification groups algorithms into motion-based approaches and spatio-temporal 
approaches Motion-based segmentation approaches generally have three main properties the data prim­
itives used (pixels, comers, regions, ), the motion model used (2D, 3D, parameter estimation, motion 
estimation, ) and the segmentation criteria used (maximum a posteriori, Hough Transform, expecta­
tion and maximisation, ) Traditionally motion-based segmentation methods are usually only applica­
ble to scenes with rigid motion or piecewise rigid motion Spatio-temporal approaches leverage spatial 
features (edges, colour, morphological filtering, ) and temporal (motion) features to give a more ro­
bust solution These approaches are applicable to non-rigid motion and hence more generic scenes Since 
it is impossible to generalise for all applications, effective object segmentation algorithms will always 
be an open research problem It is a very active area of research and some state of the art algorithms are 
presented in [59]
Object segmentation is computationally demanding in general, and as a result there has been some 
research work published that aims to hardware accelerate the task For example, Chien et al propose 
a systolic array scheme based on frame differencing and morphological filtering (dilation, erosion and 
conditional/geodesic erosion) [60] Systolic arrays are arrays of processing elements that are connected 
in a mesh-like topology to a small number of nearest neighbours, and are generally used for tasks that 
are highly computationally intensive Processors perform a sequence of operations on the data that flows 
between them Another systolic array approach by Kim et al extracts, filters and normalises spatial 
and temporal low-level features [61, 62] These features are combined by a neural network to generate a 
segmentation mask
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Figure 2.10: Mobile Telephony Application -  Human Face is Object o f Interest
A likely application on a mobile multimedia terminal with video processing capability is video tele­
phony. In this scenario, an object-based compression scheme is advantageous since it allows the seman­
tic video object o f interest (e.g. the human face) be coded at higher quality and the background can be 
coded at a much lower quality since it has less semantic significance (see Figure 2.10). Indeed, if the 
background is static it need only be transmitted once to the receiver. Such a strategy is contingent on ac­
curate real-time face segmentation. Face detection is difficult in general due to complications like pose, 
occlusion, facial expression and orientation. Hence, it is another huge research topic in its own right, 
and a survey o f approaches is presented in [63]. However, in a constrained application, real-time face 
detection is possible using some o f  the simpler face detection schemes (e.g. colour filtering). For exam­
ple. it is not unreasonable to assume that in a video conference application, the face is probably in the 
centre of the frame looking directly at the camera, with not much rotation or occlusion. Despite the wider 
range o f applications possible. MPEG-4 object-based compression has its detractors due to the difficulty 
o f the segmentation problem in general. However, it is the belief o f  the author that in a constrained ap­
plication such as mobile video telephony, valid assumptions simplify the segmentation problem. Hence 
certain object-based compression applications and associated benefits become possible. A screen-shot 
o f a face detection algorithm using simple R G B  thresholding [64] is shown in Figure 2.11. Although 
the segmentation mask quite rough, the computational complexity o f  the algorithm is very simple and 
the quality could be improved by aggregating a number o f simple features based on some assumptions 
made possible by the known constraints.
2.2.S.2 An Object-based Video Compression System
Before discussing how the video codec in Figure 2.2 needs to be developed to facilitate object-based 
coding, some new terminology needs to be defined. In MPEG-4 video, objects are referred to as Video 
Objects (VOs) and these are irregular shapes in general but may indeed represent the entire rectangular 
frame as mentioned earlier. A VO will evolve temporally at a certain frame rate and a snapshot o f the 
state o f a particular VO at a particular time instant is termed a  Video Object Plane (VOP). The alpha 
mask defines the shape o f the VOP at that instant and this mask also evolves over time. Figure 2.12 
shows 3 VOPs to illustrate how a VO and its corresponding alpha mask evolve over time [44].
VOPs arc passed to a shape-based codec (Figure 2.13) in the same way frames arc passed to a frame- 
bnsed codec (Figure 2.2) In this case the shape information (the alpha plane information) as well as 
the texture information needs to be codcd and transmitted to the decoder. As such, a shape encoder and
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Figure 2.12: Three Successive VOPs with Alpha Masks o f a VO
decoder are needed in the object-based codec as well as a shape-adaptive transform block that will only 
transform pels that are pan o f the VOP.
Shape C oder / Decoder The input to the shape coder is the alpha frame defining the current VOP to 
be coded. The alpha frame is subdivided into non-overlapping 2D 16 x 16 blocks (corresponding to the 
Y texture macroblock components discussed earlier), and these are referred to as Binary Alpha Blocks 
(BABs) for binary shape coding. Each element o f the BAB defines whether the corresponding texture 
pixel is pan o f the current VOP. If the BAB element value is 255 the corresponding texture pci is pan of 
the VOP and if  it is 0. the pel is not included6. There are three BAB types -  either the BAB is completely 
inside the VOP. completely outside the VOP or on the VOP boundary' as illustrated in Figure 2.14.
Each BAB is encoded using motion compensation and a technique referred to as Context-based
"Alpha blocks a re not restricted to binary they can also be grey level indicating the transparency ol a pixel inside a VO
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Arithmetic Encoding (CAE) [65] Motion compensation produces a motion vector for each BAB encoded 
using CAE The motion vector for each BAB is passed to the entropy encoder and encoded using a 
prediction based on neighbouring shape or texture motion vectors The idea behind CAE itself is to 
use efficient arithmetic coding to represent the state (transparent/opaque) o f each pixel in the BAB 
Figure 2 13 shows the shape coder separated from the entropy encoder even though CAE is a form 
of entropy coding itself Conceptually, the shape coder block produces motion vector differences for 
shape that are passed to the entropy coder as well as the encoded shape (the result o f the CAE process) 
Both components are multiplexed into the bitstream by the system level controller A shape decoder 
is also included in Figure 2 13 since the inverse motion compensation tool and the inverse transform 
tool in the downstream decoder will only have the decoded shape information and not the raw input 
shape information Since shape coding may be a lossy process depending on the mode of operation, it is 
important to maintain compatibility in the decode feedback loop of the codec Shape coding is a complex 
task and a survey of hardware implementations is discussed in [48]
Shape Adaptive Transform As well as coding the shape definition of the VOP using the shape coder, 
the VOP texture must also be encoded A frame-based codec uses an 8 x 8 transform block to do this in 
mtra mode (see Section 2 2 1) In a shape-based codec a shape-adaptive transform is required to exploit 
the spatial and perceptual redundancy of the VOP, ignoring any texture not encompassed by the VOP 
The tool used by MPEG-4 is the Shape Adaptive Discrete Cosine Transform (SA-DCT) [20] A power 
efficient hardware implementation of this tool is a primary focus of the author’s research The SA-DCT 
algorithm is outlined in more detail in Section 2 2 6, and the proposed implementation of the SA-DCT 
is outlined in Chapter 3 For boundary BABs the SA-DCT only transforms the pels that are defined as 
part o f the VOP The SA-DCT will ignore transparent BABs and revert to a regular 8 x 8 transform 
for opaque BABs The inverse transform (SA-IDCT) uses the decoded BABs to reproduce the texture 
information
Shape-based Motion Estimation and Compensation To exploit VOP temporal redundancy when the 
codec is operating in inter mode, the motion estimation and compensation tools need to operate in a 
shape aware fashion The two techniques most commonly used are referred to as padding and polygon 
matching [44] As the name suggests, padding pads out the boundary BAB texture blocks (and indeed the 
opaque BABs adjacent to the boundary BABs) and conventional motion estimation and compensation is 
carried out on the result Polygon matching is more sophisticated in that only pixels within the VOP are 
considered in the matching criterion used in the motion estimation process
2 2 6 T he Shape A daptive D iscrete C osine Transform  (SA -D C T )
When the MPEG-4 standard was being defined, a transform tool was needed that supported object-based 
coding and the Shape-Adaptive DCT (SA-DCT) defined by Thomas Sikora and Bela Makai was adopted 
[20] The SA-DCT has the advantage that is based on the 8 x 8 DCT-II [53] so is backward compatible 
with traditional block-based video codecs
The SA-DCT operates on N  x TV texture blocks as before but has three modes of operation depending 
on the corresponding alpha N  x  N  block
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•  Alpha block completely outside the VOP -> Transparent Block => Do nothing
•  Alpha block completely inside the VOP =» Opaque Block => Standard 2D DCT
• Alpha block on VOP boundary => Boundary Block => SA-DCT
The first case is trivial and the second case requires the conventional 8 x 8 2D DCT as discussed in 
Section 2.2.3. In the third case, the SA-DCT is required and the steps taken arc illustrated by the example 
in Figure 2.15. In this figure the example boundary block is on the boundary o f the boat (part o f  the 
VO) and the background (non-VO). As with the block-based 2D DCT, the SA-DCT is separated into 
processing the columns first and then processing the resultant rows. The processing order (columns or 
rows first) did not matter with the block-based 2D DCT (since the formula for the 2D 8 x 8 DCT is fully 
separable) but this becomes significant for the SA-DCT. This is because there is no formula for a  2D 
SA-DCT the formula is defined for one dimension only. To resolve incompatibility issues the MPEG-4 
visual standard defines that the forward SA-DCT must process columns and then rows (hence the inverse 
SA-IDCT must process rows then columns) (66).
The first step involves shifting all pels that belong to the VOP (as highlighted by the grey pel locations 
in the top left block) vertically filling any gaps. Each column is then transfonned using the conventional
iV-point ID DCT formula as given in Equation 2.8a. For the shape adaptive mode N  may have a
different value for each column depending on the number o f pels in that column that are pan o f  the 
VOP (previously .V 8 for all columns and rows). The resultant coefficient vectors for each column 
arc then shifted and packed horizontally and an Appoint ID DCT is performed on each row. The final 
coefficients for the sample 8 x 8  block are shown in the bottom left pixel grid in Figure 2.15, and the top 
left value in this block is the DC coefficient. This process is adaptive in the sense that the DCT performed 
on each row and column adapts to the value o f  N  for that row and column. The number o f coefficients 
generated is equal to the number o f pels inside the VOP for that particular texture block as defined by 
the corresponding alpha block.
The choice o f SA-DCT is not inevitable and there are other methods for object-based transform 
coding, most notably by Gilgc ct. al. [67J. Gilge’s approach is a 2D non-separable generalised orthogonal 
transform for coding arbitrarily sized image segments. Essentially a specific set o f orthogonal basis 
images are derived for each kind o f 2D shape. A study was carried out comparing the efficiency of 
the Sikora SA-DCT, the Gilge Transform and the theoretically optimal Shape Adaptive Karhunen-Locve 
Transfonn (SA-KLT) [68J. Results show that for correlated data the SA-KLT outperforms the two sub- 
optimal techniques (Sikora SA-DCT and Gilge Transform) by about 2dB (considering only boundary 
blocks) and by only 0.5dB for a mixture o f boundary’ and 8 x 8  blocks. The study concludes that the 
Sikora SA-DCT and Gilgc Transform have almost identical performance. The advantages o f choosing 
the SA-DCT include:
•  The SA-DCT is much less computationally complex compared to the Gilge Transform and! the 
SA-KLT.
•  It is fully backward compatible with the 8 x 8 DCT used in earlier codecs.
•  Its relative similarity with the 8 x 8 DCT make it suitable for hardware implementation [69].
32
Vertical s h i f t Veft*cal  SA-DCT on each column
O  DC Coefficient 
[ H  Original VOP Pixel 
j ~ |  ¡ntormecmte Coefficient
111 F in a l C o e ffic ie n t
Horizontal SA-DCT on each row Horizontal shift left
Figure 2.15: The SA-DCT Algorithm Step-by-Step
33
Since the SA-DCT is more computationally demanding compared to the regular 8 x 8  DCT, some 
justification in terms o f  compression efficiency for adopting the SA-DCT is required. In a paper by 
Kauffct. al [18]. the authors exploit the fact that different semantic objects in a video sequence will have 
different motion characteristics (e.g. rigid background with global camera motion or flexible foreground 
object with coherent motion). It may be more efficient to encode only global motion parameters rather 
than block vectors. This highlights the increased compression potential with an object-based compres­
sion scheme with semantic objects. The authors show that for the same bit rate an SA-DCT based codec 
outperforms an optimised MPEG-2 block-based codec by 3.3dB using global motion compensation [18]. 
Subjective tests show that the bit rate o f the object-based codec can be dropped by a factor o f three with­
out affecting picture quality in comparison with the standard codec. Thus the adoption o f  the SA-DCT 
and an object-based MPEG-4 encoder is justified both in terms o f compression efficiency and bit rate 
reduction. Object-based coding also has a wider application potential as discussed previously.
In addition to object-based compression, the SA-DCT also has applications in fractal based compres­
sion [70], digital watermarking [711 and image dcnoising [72]. Indeed, in Chapter 6 the author proposes 
another use o f  the SA-DCT -  to tackle the very difficult challenge o f  semantic video object segmentation. 
This flexibility coupled with its relative computational complexity justifies hardware implementation and 
research into energy efficient and flexible architectures for the SA-DCT/IDCT. Hence, the focus o f Chap­
ters 3 and 4 is on energy efficient hardware accelerator implementations o f  the SA-DCT and SA-IDCT 
respectively. In these chapters a detailed state-of-the-art review is given o f previous approaches in the 
literature before outlining the proposed approach. The target platform for such accelerators is the conver­
gent mobile device as introduced in Chapter 1. In the mobile domain, power consumption is em cipng 
as the most important design constraint. Section 2.3 outlines the technical reasons for this trend and the 
architectures proposed in Chapters 3 and 4 are designed with this in mind.
2.2.7 D igital V ideo Im plem entation  A pproaches
The high computational demands o f advanced video codecs such as MPEG-4 pose significant chal­
lenges for their implementation if  high quality applications are to be feasible on a mobile device. Im­
plementation strategies may be generally classified into two approaches -  dedicated accelerators and 
programmable processors [38, 73, 21]. In general, dedicated approaches offer the greatest scope for ef­
ficient implementations o f a specific task -  particularly if the task is regular and has inherent parallelism 
(e.g. DCT, motion estimation block-matching) [74], The architecture can be tailored with respect to 
the particular area, speed and power constraints o f a given system. The main disadvantage o f dedicated 
architectures, however, is their lack o f flexibility* (although this is not such a problem if a programmable 
fabric such as a Field Programmable Gate Array (FPGA) is used). A programmable based approach 
offers greater flexibility- since modifications only require a software edit as opposed to a costly hardware 
re-design. However, this additional flexibility leads to decreased performance and architecture efficiency
[38]. For these reasons, a common design approach is a hybrid scheme where dedicated architectures 
arc adopted for the implementation o f  very frequent computationally demanding tasks, such as DCT and 
motion estimation, where the additional silicon overhead is deemed worthwhile. Programmable modules 
are used for the less demanding tasks such as codec control where the computational flow is less regular. 
The programmable processor and dcdicatcd accelerators may then execute m parallel yielding speed and 
power benefits.
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Some of the key issues requiring consideration when choosing a system architecture for a particular 
coding approach include [73]
•  Detailed profiling of the multimedia codec to identify processing “hot spots” These hot spots may 
be candidates for dedicated accelerator cores
•  Evaluation of real-time constraints o f tasks taking into account task switching
• Exploration of inherent algorithm parallelism and redundancy that could be exploited to accelerate 
the computations
•  Memory bandwidth requirements and memory subsystem design (on chip and off chip partitioning, 
suitable cache design)
•  Power, area and throughput trade-offs according to design constraints
This section briefly discusses the trends and popular approaches to dedicated accelerator and processor 
design in a hybrid system to support mobile multimedia processing
2 2 7 1 Dedicated Accelerator Options
Traditionally, highly demanding tasks were mapped to systolic array processors based on their inherent 
parallelism [75] However, the more recent trend is to move away from blindly implementing highly par­
allel, systolic array type structures to a more considered approach with power consumption as a primary 
concern [75, 76] Multimedia applications are becoming more diverse and less predictable in their com­
putational flow and load -  MPEG-4 object-based processing is a prime example of this In this scenario 
the efficiency of highly parallel architectures diminishes significantly [76] This makes the design of 
dedicated architectures more challenging, and ideally these architectures should be flexible enough to be 
re-usable by more than one of the ever expanding application features being integrated on the convergent 
mobile device [75] For example, in Chapter 6 it is argued that the SA-DCT architecture proposed in 
Chapter 3 could be used to tackle the ill-posed problem of video object segmentation This is obviously 
advantageous if the same architecture is flexible enough to support both the segmentation processing and 
compression processing in an MPEG-4 object-based encoding application As hinted at in Chapter 1 
and discussed m detail in Section 2 3, the more considered design approach requires optimisations at all 
levels o f design abstraction The variable nature of MPEG-4 object-based processing creates the need for 
power efficient reconfigurable accelerator cores flexible enough to handle the irregular evolution of VOs 
[76] A commercial example of a dedicated hardware core with acceleration units for DCT and others is 
the Hantro 4250 [77]
2 2 7 2 Programmable Processor Options
General purpose processors (GPPs), whether they be RISC or CISC based, generally do not have the right 
mix of processing performance, power consumption and silicon area to be viable for efficient mobile 
multimedia processing [75, 73] This is despite extensions to the instruction set that exploit data level 
parallelism (e g Intel MMX) since such extensions must be backward compatible with the existing 
instruction set [73, 78] This deficiency has spawned the emergence o f special purpose processors (1 e
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DSPs, and media processors) to fill the void. DSPs differ from GPPs in the sense that their architectures 
are more efficient for mathematical computations (multiplications, additions) whereas GPPs are more 
suited to data movement and conditional testing. Media processors may be thought o f  as niche DSPs that 
are specifically tailored for media processing, rather than for a broad range o f  signal processing tasks 
[79J. Such architectures are based on concepts such as data parallelism, instruction level parallelism 
and multi-threading. They arc generally a group o f heterogeneous processors with highly integrated 
fixed-function accelerators for multimedia processing (essentially the hybrid system outlined earlier). 
The dedicated accelerators lend to be more integrated with the central processing core as opposed to 
residing as external peripherals addressable by a GPP. An example o f a commercial media processor 
is the Philips PNX1500 [80]. Another variation in the processor domain is that o f  configurable and 
reconfigurable processors. A configurable processor allows the designer to tailor the architecture and 
instruction set to the desired application prior to manufacture of the processor, as opposed to tweaking 
the application to suit the processor (e.g. Tensilica Xtensa [81]). Reconfigurable computing engines are 
implemented on FPGAs. The programmable nature o f FPGAs allow easy hardware edits and upgrades. 
However, FPGAs are also run-time configurable so hardware may change in response to the demands 
placed upon the system while it is running. Although FPGAs are widely considered to be very inefficient 
in terms o f power consumption, the gap is narrowing with innovations such as the triple oxide technology 
introduced by Xilinx in their latest Virtex4 range [82].
2.2.8 C onclusions
The enabling compression technologies that underpin digital video processing have been outlined. In 
particular, the mathematical foundations o f transform theory have been summarised to explain the be­
haviour o f the SA-DCT/IDCT algorithms. Hardware implementations o f  these algorithms are a primary 
focus o f  this thesis. The evolution o f the popular digital video compression standards has been described, 
and the clear trend is that to support enhanced applications, compression efficiency is improving at the 
cost o f algorithm complexity. As consumers demand more features on their mobile devices, the com­
plexity o f the algorithms that underpin such features can only increase. This trend conflicts with the 
other trend o f hardware device miniaturisation, and the consequential problem o f excessive power con­
sumption as devices become more integrated (see Figure 1.1 in Chapter I). To the consumer, this conflict 
translates to an unacceptably short battery life despite the added features. Section 2.3 outlines the causes 
for this power consumption, how it can be analysed, and the popular techniques for addressing the issue. 
These techniques are exploited by the author in the design o f the SA-DCT/IDCT hardware accelerators in 
Chapters 3 and 4 and also in the design o f  the proposed EDA algorithm for constant matrix multiplication 
hardware optimisation in Chapter 5.
2.3 Low Pow er Design
As outlined in Chapter 1. the energy dissipation in VLSI circuitry is increasing at a troublesome rate due 
to ever increasing levels o f  integration and device scaling. Consequentially, designers o f  video acceler­
ators must take power consumption seriously as a design constraint alongside the traditional constraints 
o f area and speed. This scction outlines the sourccs of power consumption in digital CMOS circuitry, 
methods o f estimating and analysing power, as well as popular techniques for reducing power.
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2 3 1 C ircuit Pow er D issipation  Phenom ena
It is essential to understand the sources of power dissipation in an integrated circuit before discussing 
techniques to reduce it A commonly used model to describe power consumption is given in Equa­
tion 2 10, which has four terms -  dynamic power (due to switching), short-circuit power, leakage power 
(incorporating reverse biased junctions and sub-threshold effects) and static power (due to circuits with 
a constant source o f current between power rails) [83]
Each component will be discussed in turn in this section It should be noted that the distribution o f 
power consumption between these components is inextricably linked to the specific application and the 
technology employed
2 3 11  Dynamic Power Consumption
Switching activity in a circuit causes dynamic power consumption, and the most significant source of 
dynamic power in a CMOS circuit is the charging and discharging o f capacitances [84] These capaci­
tances may be intentionally fabricated in the circuit but it is more likely that they are parasitic The latter 
arise due to the parasitic effects o f interconnection wires and transistors This is inherent in a circuit and 
cannot be ignored -  especially in deep sub-micron devices
Toggling between logic zero and logic one at a logic node discharges and charges the equivalent 
capacitance at that node as demonstrated in Figure 2 16 In this figure (taken from the derivation m [84]) 
V  is an ideal constant voltage source and R c and R<i are the resistances of the charging and discharging 
circuits respectively The switch is a model for the change in logic state at the node The capacitor C l 
is a model o f the capacitive load at the node This load is caused by parallel plate capacitive effects 
that are present as a result o f the layout and fabncation process of the transistors and wire interconnect 
Accurate modelling of this capacitance is complicated, but to a first order C l oc W  x  L , where W  is the 
transistor channel width and L  is the transistor channel length [85, 86, 87] It is more common to find 
L  referred to as the “process technology” or similar in the literature For example, if discussing 90nm 
process technology this implies that L  — 90nm
During the charging cycle from time ¿o and i i  the energy E s is given by Equation 2 11 assuming that 
the capacitive load C l  is fully charged
Part o f E s is stored in the capacitor (E cap in Equation 2 12) and the rest is dissipated as heat energy in
(2 10)
C LV 2 (2 11)
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Assuming that the capacitor is fully discharged from time t \  to the energy dissipated Ed in the dis­
charge resistor R ^ is identical to E cap If the circuit operates on a clock at /H z  and C l  is charged and 
discharged with a probability a, the power dissipation at the node is given by Equation 2 14
P  =  C L V 2 j a (2 14)
A more general version of Equation 2 14 for a complete system operating at /H z  involves summing the 
above equation over all nodes in the circuit as shown m Equation 2 15
P'dynamic =  ^  ^  P% =  ^  '  C-^ VX fO i t (2 15)
i t
It is immediately clear from the above equation that the supply voltage is the dominant term and has a 
quadratic effect on dynamic power consumption Although reducing V  will reduce the power consump­
tion, it has other repercussions, including increasing the propagation delay, as discussed in Section 2 3 3 
There are some assumptions made in deriving Equation 2 15 that must be taken into account, although 
most digital CMOS circuits satisfy them They are as follows
1 The capacitance Cl  is constant
2 The voltage V is constant
3 The capacitor is fully charged and discharged
It is interesting to note that although these restrictions apply, the result is independent o f the charging
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Figure 2.17: CMOS Inverter Transfer Characteristic and Short-Circuit Current
and discharging circuitry (/?r and /?rf may be non-linear or time varying), the length o f the charging 
and discharging cycle and the voltage and current waveform. Equation 2.15 is the dominant term in 
Equation 2.10 for CMOS circuits operating at mid to high frequencies.
2.3.1.2 Short-Circuit Power Consumption
Short-circuit power is another source o f power consumption related to the switching activity in a CMOS 
digital circuit. The dynamic power consumption term derived in the previous section did not take into 
account the fact that input waveforms have finite rise and fall times. In the CMOS inverter circuit as 
shown in Figure 2.17, ideally only one transistor is on at any one time. However, owing to the finite 
transition time o f the input waveform, both transistors will be on for a very short time thus providing 
a conductive path between the supply rail and ground, which dissipates power. The amount o f short 
circuit power consumed depends on the short circuit current characteristic when the input voltage lies 
between the thresholds for the NMOS (V',„) and PMOS (Vtp) devices. This current is dependent on the 
following factors |84, 83, 88]:
•  The duration and slope o f  v,
•  The I-V curv es o f  the PMOS and NMOS transistors, which in turn depends on their sizes, process 
technology, temperature, etc.
•  The output load capacitance
Short circuit is difficult to formulate but a commonly used first order model is given in Equation 2.16 
[84]. This equation assumes a zero output load capacitance, which is not practical, so is rarely used to 
actually compute short circuit power. It is used more to show how short circuit power depends on each 
o f  the contributing factors.
n w <  =  ^ ( V ',p -V ',„ )3 r /  (2.16)
The parameters in Equation 2.16 are 3  (related to the size o f the transistors), /  (the switching frequency) 
and r  (the switching transition time). The short circuit current characteristic for a CMOS inverter is given 
in Figure 2.17 Taking output capacitancc into account, it follows that the larger the output capacitance 
the smaller the short circuit current. This is because the output voliage responds more slowly and both
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transistors arc on for a shorter duration. However, by Equation 2.15. a larger capacitance results in a 
larger dynamic power component. Although it may seem that there is an optimal load capacitance for 
minimal power consumption this is not the case [84]. The short circuit power component is typically 
10% o f the dynamic component so increasing the load capacitance will increase the overall power figure 
even though the short circuit component is decreasing [83]. It is therefore necessary to minimise the load 
capacitance for low power design. It is also worth noting that although a sharper input transition time will 
improve the power consumption o f the receiving network, a more power consumptive driving network is 
required to sustain a short r .  As with all decisions in low power design, a trade-oft' is necessary and the 
rule o f thumb used is that the input transition time should be comparable to the propagation delay o f the 
gate.
2.3.1.3 Leakage Power Consumption
Leakage power consumption arises from the non-ideality o f  semiconductor junctions. Leakage is a form 
of current that is generally not desired for the normal operation of a digital circuit but exists due to 
the nature o f the dcviccs employed. For circuits that use MOS transistors there arc two main sources 
o f leakage current (and thus power) -  reverse biased PN-junction current and sub-threshold channel 
conduction current.
PN-junction Leakage To illustrate where reverse biased currents come from in a CMOS circuit con­
sider the inverter in Figure 2.17. A physical implementation o f  the circuit is shown in Figure 2.18 where 
the input is logic ’ 1 ’ and the output is logic ’O’. In this case the PMOS transistor is off forming a reverse 
biased PN-junction between the bulk and the PMOS drain as shown in the figure. A similar diagram can 
be deduced if  the input is logic ’0* for reverse bias in the NMOS transistor. In both cases the leakage 
power is based on the standard formula for a reverse biased PN-junction as shown in Equation 2.17 [83].
In the above equation, V  is the voltage across the junction (negative i f  reverse biased), Vp is the thermal 
voltage (usually about 26mV at room temperature) and Is is the reverse saturation current. This power 
component is dependent on the following factors [84]:
•  Operating temperature (/* doubles with every ten degree increase)
•  Fabrication process
•  Junction area
It is worth noting that this component o f leakage power is largely independent o f operating voltage and 
even with a small reverse bias the leakage current will equal the reverse saturation current. Generally 
reverse biased leakage is not a problem in terms o f power for a large chip and there is little scope for a 
designer to reduce it in any case.
Sub-threshold Channel Leakage The second leakage component is sub-threshold conduction through 
a MOS device channel. Even if a device is logically ofl'(Gatc-Sourcc voltage Vos  *s less than the device
(2-17)
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Figure 2.19: Sub-threshold Current as a Function o f Gate Voltage
threshold voltage Vt for NMOS) there is still a non-zero leakage current through the channel due to weak 
inversion effects. The formula for sub-threshold current is given in Equation 2 .18 [84].
heakagt^ub  =  * )  ^ 1  -  e  ^  Ì  ( V p s  > >  V r  i f  d ie  dev icc is off)
I l r a k a g c ^ u b  Ä  V V y V T  1  
• ^ i t a k a g r ^ s u b  ~  D I  l e a k a g e s  u  h
(2.18)
lo is die channel current when V cs  is equal to Vt and -> is a constant parameter that depends on the 
device fabrication (a value typically between 1.0 and 2.5) [84], The exponent factor has a negative value 
when the device is off (V'gs <  Vt) so Iitakagr^ub decays exponentially as Vq s  decreases. The slope 
at which I  leakage j*ub decays is the important factor in low power design and is dependent on device 
temperature and threshold voltage V,. H ie influence o f varying temperature and threshold voltage on 
the sub-threshold current is illustrated in Figure 2.19. Traditionally, the sub-threshold component did 
not give rise to concern but with device scaling (Vt decreasing and associated tolerances tightening) 
and higher levels o f  integration (giving rise to temperature increases), its importance is increasing. It is 
foreseen that sub-threshold conduction will be a limiting design factor in the future [89].
2.3.1.4 Static Power Consumption
The final power consumption component is due to steady-state static dissipation. As the name suggests, 
this type o f dissipation is not causcd by switching activity but by the static circuit architecture Strictly 
speaking, pure CMOS circuits only consume power during switching. However, there arc two situations
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Figure 2 20 Degenerated Voltage Level Driver Figure 2 21 A Pseudo-NMOS NOR Gate
when CMOS circuits may consume power in steady state mode -  degenerated voltage levels feeding 
CMOS gates and pseudo NMOS circuit architectures [83]
Reduced Voltage Levels Feeding CMOS Gates Consider the common scenario of a CMOS inverter 
being dnven by a previous stage buffered by an NMOS pass transistor as shown in Figure 2 20 If the 
output voltage of the previous stage is Vdd and the pass transistor is conducting (i e gate voltage is Vdd) 
then vt will equal Vdd — Vdtn (a degraded logic ’ 1 ’) where Vtn is the threshold voltage for the NMOS 
pass transistor In this scenario the PMOS transistor should be fully off and the output voltage will be at 
logic ’O’ However, since vx is a degraded logic ’1’ the PMOS transistor is weakly on (the gate-source 
voltage is very close to the threshold Vtp) and hence there is a static current path between the supply rails 
A similar problem occurs if  the previous stage is driving logic ’O’ and the pass transistor is PMOS This 
component of power consumption may become appreciable if the circuit is idle for most o f the time
Pseudo-NMOS Logic The PMOS pull-up network of a pseudo-NMOS circuit is a single PMOS device 
whose gate is grounded (i e always on) If the output voltage is dnven low, there is a static conduction 
path between supply rails To illustrate, consider the pseudo-NMOS style NOR gate as shown in Fig­
ure 2 21 If any o f the input signals are logic ’1’ there will be static current flow between the rails 
thereby dissipating power Although they contribute more to static power consumption than pure CMOS 
circuits, pseudo-NMOS architectures are commonly used because of their area efficiency They tend to 
be used only for implementations that require complex logic switching at high frequencies since their 
area efficiency implies a reduced switching capacitance (and hence lower dynamic power consumption) 
Pseudo-NMOS circuits should not be used if the circuit is likely to be idle at an output logic ’1’ for long 
periods of time as the extra static power consumption then negates the area gain
2 3 1 5  Summary and Trends
The mam power consumption components in a digital CMOS circuit have been introduced They can be 
generally categorised as follows
•  Dynamic/Active Components (^90% )
-  Node switching (dominant factor)
-  Short circuit currents
•  Static/Standby Components (»10% )
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Figure 2.22: Static vs. Dynamic Power
-  Leakage currents
* Reverse-biased junctions 
« Sub-threshold conduction
-  Steady-state static current
* Reduced Voltage Level Drivers 
« Pseudo NMOS logic
Traditionally, the dominant component has been dynamic power consumption and engineers focused on 
minimising Equation 2.15. However, this is changing due to physical phenomena (mainly sub-threshold 
leakage) as process technologies shrink below 90nm. It is estimated that when devices arc scaled to 45nm 
(around the year 2010) the static component will be equal in proportion to the dynamic component [89]. 
This trend is illustrated by Figure 2.22 [90]. This is causing great concern in the low power research 
community and it is seen as the primary obstacle in keeping power levels under control in deep sub­
micron devices (sub-lOOnm process technologies) [32,91,92]. Indeed, in deep sub-micron design, other 
significant sources o f leakage power consumption are emerging that were previously negligible with 
larger process technologies [93]. These include gate leakage (tunnelling), gain induced drain leakage 
and punchthrough. However, the trend projected by Figure 2.22 will only happen if appropriate steps 
arc not taken to address the causes o f excessive static power in deep sub-micron devices. As discussed 
in Section 2.3.3, however, this is already happening with many innovative techniques emerging that 
specifically target static power. Clearly, in deep sub-micron design, all o f the power consumption terms 
in Equation 2.10 are equally important and each warrants significant research attention.
For successful low power implementation o f  a convergent mobile multimedia device, power issues 
must be analysed and considered at each stage o f the design process from system design to manufac­
ture (see Section 1.2.3). Section 2.3.2 discusses meaningful metrics for power analysis and outlines 
some common techniques for power analysis o f software and hardware design flows. Subsequently, Sec­
tion 2.3.3 summarises a range o f low power design techniques spanning all abstraction levels. Most of 
these approaches arc based on common sense ideas that cither directly or indirectly aim to reduce some 
or all o f the terms in Equation 2.10. Unfortunately, reduction o f Equation 2.10 usually comes at the 
cost o f  other system constraints and these repercussions arc also discussed in Section 2.3.3. The overall 
goal is to find a sweet spot between speed, area and power that enables the digital dream applications 
envisaged for the emerging convergent dcvjcc.
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Figure 2 23 Using Power [W] as a Design Metric
2 3 2 Pow er A nalysis & E stim ation Techniques 
2 3 2 1 Power Metrics
Having established that power has become the most important design constraint and discussed the sources 
of power consumption in a digital CMOS circuit, it is now necessary to elaborate on the techniques 
designers use to tackle the issue As with everything else in engineering design, there is no golden 
procedure to follow and trade-offs are inevitable Therefore, there are many solutions to a given problem 
and designers need a metric to compare alternatives m terms of their low power properties As will be 
discussed in this section, the obvious metrics o f power (in Watts) and energy (Joules) have serious flaws 
if taken in isolation [94]
Using instantaneous or average power in Watts as a metric is useful for designers when selecting 
a power supply, figuring out cooling requirements and ensuring that physical packaging limits are not 
exceeded Also, given a battery with a certain amount of energy, the average power in Watts can be used 
to derive the battery life in hours Power in Watts may be misleading, however, as a metric for comparing 
designs, it gives no indication as to how long it takes a circuit to complete an operation Consider two 
designs A and B The two designs may have different peak power levels as shown in Figure 2 23 for 
the same computation [95] Although A seems worse than B in terms o f Watts, B takes much longer to 
perform the operation Thus, comparing A and B based solely on Watts is not a good way to compare 
design efficiency, as it does not take into account the temporal factor, and designs are usually specified 
to complete a computation within a certain temporal window As shown in Equation 2 15, power is 
proportional to operating frequency Designs A and B could have identical architectures with B simply 
operating at a lower frequency Both designs will perform the same task and draw the same amount of 
energy from the battery but it will take B longer to do this than A
The previous discussion hints that using energy (Joules) is a better metric for comparing design 
alternatives Energy per operation is obtained by multiplying power by operation delay (it is also equal to 
the area under the curves in Figure 2 23) Although the base unit is the Joule, the more commonly quoted 
unit is W/Mhz (1 e dissipation per clock cycle) When comparing the performance of two processors 
however, W/Mhz can be misleading since different processors may require different numbers o f clock 
cycles for the same instruction As a consequence, it is usually normalised to ¿¿W/MIPS, a more objective 
metric since it has the unit o f Watt-Second per Instruction It is argued, however, that /iW/MIPS favours 
processors with simpler architectures with inferior computation engines [84] In addition, energy has a 
quadratic dependence on voltage so if  designs A and B are identical but B is operating at a lower voltage, 
theoretically B will consume less energy per operation However, scaling the voltage has complex effects 
on delay and power performance (discussed in detail in the next section), so whether B is truly a better 
low power alternative depends on many other factors As a result, using energy as a metric in isolation 
suffers from similar problems as using Watts
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Figure 2.24: Energy Delay Product (EDP) Solution Space
Essentially, what is required is a metric that takes temporal performance into account as well as 
energy- efficiency. A solution is the energy-delay product (EDP), which as the name suggests is the 
product o f the energy per operation by the delay per operation [94, 96). The advantage o f this metric is 
that a design with a low EDP is guaranteed to be better in terms o f energy efficiency and performance 
than one with a high EDP. Consider Figure 2.24 where the straight lines represent constant EDPs in a 2D 
solution space, and four design solutions are also mapped to this space. The graph illustrates that design 
B is the best solution in terms o f low power viability since it has the lowest EDP. The question is how 
can a designer differentiate two designs with identical EDPs? In Figure 2.24 designs C and D have the 
same EDP but D is more energy efficient than C but runs at a lower frequency. This again implies that a 
designer can trade energy for speed. Although it improves again over Watts and /iW/MIPS, the EDP is 
not sufficient in isolation if designs have the same EDP.
In general, the choice o f  metric depends on the type o f analysis being carried out and the intended ap­
plication. No single measure is sufficient for all purposes and it is a designer’s responsibility to correctly 
interpret any analysis carried out.
2.3.2.2 Software Power Analysis
The power consumption due to the execution o f  software is heavily dependent on the underlying hard­
ware processor that the software runs on. Software power analysis generally refers to the analysis o f a 
processor instruction set and the power consumed by the processor due to the instructions themselves, 
operand values, addressing modes and inter-instruction effects.
By Ohm's Law, the instantaneous power p (/)  consumed by a processor at time I is the product of 
instantaneous current i(t)  and instantaneous voltage v(t)  (i.e. />(/) =  i(t)v(t)).  Assuming that the 
voltage is kept constant (i.e. ignoring the possibility o f dynamic voltage scaling), then p{t) =  ¿(i) 
where V,i,i is the constant supply voltage. If a software program takes Taw seconds to execute on the 
processor, then the energy consumed by the program can be obtained by integrating the t(i)K w  waveform 
over T6w. Assuming an accurate value for TAW can be obtained using a profiling tool, the only difficult 
task is recording the current waveform i{t). One option is to use simulation based methods where the 
software is simulated on some low level model o f the CPU (HDL or even SPICE). In reality it may be 
impossible to obtain such a model or impractical if the program is very long or the processor is very 
complcx. An alternative approach is to moke a physical measurement by placing an ammeter in series
45
between V& and the power pin o f the processor. This option is only viable, o f  course, if  a prototype o f 
the processor is available. The approach here is to code the program in a long iteration loop. This should 
result in a periodic i(() waveform, where one period represents the current drawn by one iteration o f  the 
program. However, this may require expensive data acquisition systems for accurate readings.
From a software design perspective, the disadvantage o f the simulation approach, apart from the size 
and slowness of the run. is the fact that processor models arc rarely available to software designers so 
power consumption due to software execution can typically only be measured after manufacture [97]. 
Since physical measurement is a laborious error-prone proccss, it makes sense to make measurements 
that characterise the processor’s instruction set [98]. Instruction level analysis measures the current 
drawn for specially created instruction sequences. This then provides all the required information for 
instruction level analysis and the fundamental information to quantity software power at algorithmic level 
for any program that runs on the particular processor. With an accurate power model o f an instruction 
set, this information may be integrated into a compiler that could generate machine code optimised for 
power as well as execution time and code size.
In [98], each instruction is characterised with a ba.se cost that represents the power cost for basic 
processing needed for the instruction (ignoring stalls and cache misses which are modelled separately). 
The current is measured for a loop o f several instances o f the given instruction. Clearly, the cost varies 
with operand and address values so averages are used (e.g. a variation o f  only 5% for 486DX2 and 
SPARClite but greater for DSPs). Instructions can then be grouped into classes depending on the amount 
o f  current they draw. Inter-instruction effects are also modeled since the effect o f circuit state is impor­
tant. Again it was found that inter-instruction effects arc limited for GPPs but more pronounced for DSPs 
(since they are smaller and have smaller caches). Other inter-instruction effects include pipeline stalls, 
write buffer stalls and cache misses. These are modeled as energy overheads characterised by artificial 
programs where these effects occur repeatedly. Tiwari’s model for algorithm energy requirements E ^  
is as follows:
Eaig =  ^T(Z?iise, •  N i) +  Y ^ (O v h d tj  • N t) +  £  E ™ r9Vk (2.19)
i i j  k
where .V, is the number o f  times instruction » is executed. B ase, is the base energy cost o f  i, O vhdtj  
is the circuit state overhead when i and j  are adjacent and Energ y* is the energy overhead o f stalls 
and cache misses. Tiwari’s model with extensions and variations has been used to characterise a wide 
variation o f processor architectures, including the ARM7TDMI [99. 100. 101] and the Tl VC5510 DSP 
[97J.
A drawback to this approach is that it requires exhaustive characterisation o f the entire instruction 
set plus inter-instruction effects. Work by Sinha and Chandrakasan has shown that a lot o f  overheads 
are common across instructions and as a result the overall current consumption o f a program is a weak 
function o f the instruction stream and to a first order only depends on the operating frequency and voltage 
[102, 103, 104]. Second order effects (due to instructions) exist but their experiments show that they arc 
less than 7% for a set o f benchmark programs. The technique proposed by Sinha and Chandrakasan is 
simple and fast with experiments showing that the accuracy is within 3% o f actual measurements on a 
StrongARM SA-1100 and Hitachi S IM . They conclude that the common overheads (caches, decode 
etc.) in modem microprocessors are large and overshadow instruction specific variations.
When deriving their hrst order model, Sinha and Chandrakasan show that the maximum average
46
Table 2 1 Weighting Factors for K=4  on thè StrongARM Processor
Class Weight Value
Instruction W i 2 1739
Sequential Memory Access W 2 0 0311
Non-sequential Memory Access W 3 1 2366
Internal Cycles W 4 0 8289
current variation over a range of programs is approximately 8%, so to a first order
Eaig = VddIo(VddJ ) A t  (2 20)
This is surprising because it implies that the power dissipated by a processor is program independent' 
However, what is more important is the energy consumed -  algorithms are differentiated to first order by 
their execution time and not by their instruction stream Indeed this seems to be true for the StrongARM 
but may not be true in the case o f datapath dominated processors such as DSPs Their second order 
model considers instruction effects and classifies K  energy differentiated classes Ck o f instructions for 
a processor (For StrongARM K  =  4 Instruction, Sequential Memory Access, Non-Sequential Memory 
Access and Internal Cycles) The proposed second order current consumption equation is
K - 1
I(Ydd, f )  = Io(Vdd: f )  £  w kCk (2 21)
k=G
where Ck is the fraction of total cycles in a given program that can be attributed to instructions in the 
class C i, and w * are a set o f weights The weights for the StrongARM are shown in Table 2 1 which 
have been solved using the least mean square approach for values obtained for a variety of benchmark 
programs [ 104] The key advantage of this approach is that the instruction effects have been modelled 
without resorting to elaborate instruction level profiling
Despite the advantages of the instruction set characterisation approach to software power analysis, the 
physical measurement approach is used in this thesis This is because efficient software implementation 
is not the primary focus of this thesis and the appropriate equipment for physical measurement was 
available to the author This facilitates rapid software power analysis -  see Chapters 3 and 4 for details 
on the experiments conducted The results presented there justify implementing the SA-DCT/IDCT m 
hardware as opposed to software for energy and power reasons
2 3 2 3 H ardw are Power Analysis
In this thesis, “hardware power” refers to the power consumed by a dedicated hardware accelerator This 
is distinct to the “software power” consumed by a programmable processor caused by software code 
executing on it Unlike the case of software, it is rare that an engineer has a physical embodiment of 
the hardware for power analysis early in the design flow Hence, physical measurement approaches 
like Tiwari’s [98] are not suitable and some simulation-based approach is necessary There are three 
broad categories of simulation-based approaches probabilistic, statistical and event-based All three are 
closely related
Since power consumption is highly dependent on switching activity, the power consumed by a hard­
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ware module is input pattern dependent For this reason power estimation is a “moving target” [105] 
A probabilistic approach uses the switching probabilities o f each of the module input pins and propa­
gates this data into the circuit Usmg a delay model for the intended process technology, the propagated 
switching probabilities can be used to estimate the power consumption of the entire block However 
such an approach requires intimate knowledge of the data characteristics To get around this, a statistical 
approach simulates the circuit repeatedly with random data The switching power is estimated usmg 
the delay model for the circuit The power value should converge to an average value and a technique 
like the Monte Carlo method can be used to decide when to stop [105] It is clear that the probabilistic 
and statistical approaches are very similar The statistical approach is needed if the input signal transi­
tion probabilities are unknown, and essentially the statistical approach uses simulation to experimentally 
estimate these probabilities
Event-based power estimation involves simulating a circuit usmg typical input patterns The switch­
ing activity at each node m the circuit is monitored, and after the simulation the average power con­
sumption can be calculated by summing the average power consumed by each node in the circuit The 
potential difficulty with this approach is that the designer needs to know what “typical patterns” are for 
the circuit in question This could be a problem if  a designer is in the early phases of working on a 
sub-module that is part o f a larger design, and the timing o f the interface signals to the sub-module are 
not yet established Also, for large circuits, monitonng each node can be very computationally intensive
2 3 2 4 Power Measurement Approach Adopted
The PnmePower tool by Synopsys is capable of probabilistic, statistical and event-based power analysis 
[106] Since the SA-DCT and SA-IDCT circuits proposed in this thesis are relatively small, and “typical 
patterns” are available (1 e video test sequences), event-based power analysis is used due to its simplicity 
A Venlog testbench has been designed to stimulate the SA-DCT/IDCT accelerators with test data from 
a range of CIF/QCIF resolution test sequences The testbench can also run in random data mode For a 
given simulation run, the simulator saves a Value Change Dump (VCD) file This records the switching 
transitions on each node m the hardware accelerator for the duration of the simulation, and PnmePower 
uses this VCD file in association with the target technology library information to calculate the average 
power consumed VCD analysis causes problems if a timing simulation is run for a long time since VCD 
files may grow large (in excess of 1GB is not uncommon) Large VCD files means that running power 
analysis is slow and labonous, and indeed some tools cannot handle VCD files larger than 2GB Future 
research is needed to find solutions to this file size problem
It must be noted that the simulations run to generate results in this thesis are back-annotated dynamic 
simulations using the Synopsys VCS simulator o f the gate level netlist generated by the Synopsys De­
sign Compiler synthesis tool In this context, back-annotation means that the netlist is annotated with 
the delays and parasitics (capacitances and resistances) o f the circuit logic elements as well as the inter­
connect delays Hence the VCD created should reflect the switching that would occur in a real physical 
realisation of the circuit However, analysis using the post-synthesis netlist uses wire load models to 
estimate interconnect delays and parasitics There is no layout information to mdicate the length of the 
wires This is acceptable for older technologies where the delays through the cells (logic gates and reg­
isters) is much greater than the wire delays However in deep sub-micron technologies like 90nm the 
interconnect delays are actually the longest -  hence accurate layout info is crucial for accurate timing
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information. Ideally the netlist should be passed to a physical layout tool. This tool would then extract 
accurate parasitic information for PrimcPowcr to achicvc more accurate power analysis. This additional 
step has not yet been completed as it is deemed to be outside the scope o f  this thesis.
PrimcPowcr is sophisticated enough to be able to break down the average power value into dynamic 
and static components. Synopsys defines dynamic power to comprise o f two sub-components (switching 
power and internal power). They define switching power as follows [106]:
“The switching power o f a driving cell is the power dissipated by the charging and dis­
charging o f the load capacitance at the output o f  the cell. The total load capacitancc at the 
output o f  a driving cell is the sum o f  the net and gate capacitances on the driving output.” 
"Because such charging and discharging are the result o f  the logic transitions at the 
output o f the cell, switching power increases as logic transitions increase. Therefore, the 
switching power o f a cell is a function o f both the total load capacitancc at the cell output 
and the rate o f logic transitions.”
And internal power [106]:
"Internal power is any power dissipated within the boundary o f a cell. During switching, a 
circuit dissipates internal power by the charging or discharging o f  any existing capacitances 
internal to the cell. Internal power includes power dissipated by a momentary short circuit 
between the P and N transistors o f  a gate, called short-circuit power."
Synopsys define static power as follows [107]:
“Static power is the power dissipated by a gate when it is not switching, that is. when it 
is inactive or static. Static power is dissipated in several ways. The largest percentage of 
static power results from source-to-drain sub-threshold leakage, which is caused by reduced 
threshold voltages that prevent the gate from completely turning off. Static power is also 
dissipated when current leaks between the diffusion layers and the substrate. For this reason, 
static power is often called leakage power.”
Clearly power analysis o f a hardware accelerator is not useful in isolation. Rather, benchmarking 
against other implementations is required. Ideally the designer has access to the HDL code o f the other 
implementations and can run simulations using a common testbench for a common technology. Un­
fortunately, this scenario is unlikely so typically some normalisations are required for benchmarking as 
discussed in the next section.
2 .3 .2 .5  P o w er a n d  E nergy’ B e n c h m a rk in g
The power P  dissipated by a circuit depends on the input stimulus pattern, but also on other factors like 
process technology L, voltage V' and frequency /  as discussed in Section 2.3.1. The energy E  consumed 
by a circuit is defined as E  =  P  x D , where D  is the delay required by the circuit to compute a given 
task. This delay can be calculatcd as D — C  x 1 / / .  where C  is the clock cycle latency o f  the circuit.
If HDL code were available for other prior art architectures, accurate energy and power benchmark­
ing is relatively straightforward. This is bccau.sc the flow dcscribcd in section 2.3.2.4 could be followed 
for all competing architecnircs, using the same testbench stimulus and the same parameter values for V
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and L. An important point to note is that the parameter /  may not be equal for competing architectures,
since it is design dependent as discussed subsequently. In the absence o f  HDL code for other prior art
architectures, energy and power benchmarking against prior art must be normalised with respect to the 
parameters L . V . f  and D  where appropriate.
To understand the reasoning behind the normalisation formulae adopted in this thesis, device scal­
ing according to Moore’s Law (1 ] must be analysed more closely. This is required since any attempt 
to normalise two different technologies is effectively the same process as device scaling because all pa­
rameters must be normalised according to the scaling rules. To illustrate what device scaling means at
the technology level, consider a simplified diagram o f an NMOS transistor in Figure 2.25. This diagram
clearly illustrates the channel length L, the channel width \V  and the gate oxide thickness / / .  The scaling 
formula when normalising from a given process L  to a reference process L is given by Equation 2.22.
Reference Process =  S  x Process
L '  =  5  x  L  ( 2 .2 2 )
If S  < 1. this effectively means that L  is a smaller process technology compared to I, (e.g. 90nm versus 
130nm). The converse is true if  S  >  1. Usually the channel width W  is also scaled by the same factor 
S ,  as shown in Equation 2.23.
W ' = S x l V  (2.23)
The voltage V  is scaled by a factor V  as shown in Equation 2.24.
Reference Voltage =  U  x Voltage
V  =  U x V  (2.24)
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Again if U < 1 this means that V  is a smaller voltage compared to V  and vice versa If S  = U, this is 
commonly referred to as constant field scaling The case where S  ±  U  is termed general scaling The 
gate oxide thickness H  is usually scaled by the factor U, 1 e H ' = U x H
With the scaling factors established, the task now is to investigate how the various factors influence 
the power P  and energy E  The normalisations used in this thesis assume that dynamic power is the 
dominant component (1 e leakage power is ignored) This assumption gives reasonable first order nor­
malisations [85] The dynamic power equation for a circuit node (Equation 2 14) is restated here for 
convenience
p  = C LV 2f a  (2 25)
From Equation 2 25 it is clear that P  depends on the capacitive load switched C l , the voltage V, the 
operating frequency /  and the node switching probability a  The switching probability a  depends on the 
architecture of the design itself and is independent of V, L  and /  Hence it does not need to be scaled 
when normalising P  and E
To normalise P  with respect to V , Equation 2 26 is applied since by Equation 2 25 P  is quadratically 
dependent on V
P* (V ) = P  x U2 — Power After V Scaling (2 26)
It is clear that if  U < 1, P '(V )  < P  This is expected since the voltage has been reduced Normalising P  
with respect to W  and L  is not as straightforward since neither W  or L  appear explicitly in Equation 2 25 
However, consider Equation 2 27 which approximately7 expresses the load capacitance of the NMOS 
transistor in Figure 2 25 [86, 85]
e0L W
= (227)
In this equation to is the permittivity of the gate oxide By the scaling equations presented earlier, C l  
scales according to Equation 2 28
C L = Cl x —  (2 28)
Thus, normalising P  with respect to V  and L  is achieved by Equation 2 29
S 2
P \ V ,L )  -  P  x  U2 x  —
=  P  x  S 2 x  U = Power After VL Scaling (2 29)
Normalising P  with respect to operating frequency /  is also difficult, and this thesis presents three 
options and adopts the third to generate the results in Chapters 3 and 4
Option 1 According to Intel, each generation G  o f L  scaling reduces the feature size by approximately 
0 7 and increases the transistor speed 1 5 times For example, scaling from 130nm to 90nm means the 
maximum operating frequency can increase by a factor of 1 5 all other factors being equal [108] Using 
the Intel approximation S  «  0 7G, the number of generations G  when scaling from L  to L' i s  determined
7This is the gate capacitance o f the transistor and ignores other gate and interconnect parasitics although most these other 
components scale similarly
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by Equation 2 30
S >  1
G =  K ?  s < , (2 3 0 >
LnrtoTj s -  1
Therefore, when normalising from f max to f  'max, fmax is multiplied by 1 5G if S  < 1 (scaling to 
a smaller and faster technology), or it is divided by 1 5G if S  >  1 (scaling to a larger and slower 
technology)
To a first order approximation, the maximum operating frequency also depends linearly on V  (see 
[31] and subsequent discussion in Section 2 3 3) Hence f max should be scaled by U when normalising 
to f max Using the Intel approximation, normalising the maximum operating frequency with respect to 
V  and L  is accomplished by Equation 2 31
f m a x  =  < fm a X  X S > 1  ( 2 3 1 )
fmax X U x l b x G  S <  1
Using Equation 2 31 and Equation 2 29, normalising P  with respect to V ,L  and f max is achieved by
Equation 2 32
f p x 5 2 x i / x  i - f c ,  S > 1
P ( V , L , f max) = { ^  (2 32)
[ P x S 2 x U x U x l 5 x G  S <  1
=  Power After VL f  Scaling
Option 2 Another approach to scaling f max is to consider Equation 2 33, which is an attempt to express 
the maximum operating frequency of a device m terms of its physical parameters, where jj, is the earner 
mobility in the channel and Cg is the gate capacitance (see Equation 2 27 where it is equal to C l)  [85]
<2 3 1 >
Applying the previously outlined scaling factors to W ,L ,H  and V , it follows that f'max can also be 
expressed by Equation 2 34
f m a x  f m a x  ^  2^ ^
Companng Equation 2 34 with Equation 2 31, it is clear that both scale f max by U Given that each 
generation corresponds to 5  «  0 7, the 1 /S 2 term in Equation 2 34 implies that each generation scale 
down (S  < 1) represents an approximate speed-up of 2 In contrast, Equation 2 31 assumes that each 
generation offers a speed up of 1 5 Hence Equation 2 34 represents more aggressive scaling of fmax 
Using Equation 2 34 and Equation 2 29, normalising P  with respect to V, L  and f max is achieved by 
Equation 2 35
P { V , L J m(LL) =  P x S 2 x U x i L
= P  x  U2 =  Power After V L /  Scaling (2 35)
Interestingly, Equation 2 35 is independent of S
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Option 3 From a low-powcr design perspective, a circuit is probably not going to be operating at its 
maximum possible frequency /max. Indeed it is likely that its operating frequency f  «  f maz, and /  
is as low as possible. This is because by Equation 2.25, a low /  will result in lower dynamic power 
dissipation. The limit on how low /  can be is design dependent and is constrained by any throughput 
requirements that must be met and the clock cycle latency o f  the circuit. Hence, in this case it is likely 
that /  =  /  when scaling from L  to L  . This assumes that there is no negative slack for the circuit in 
technology L when operating at /  , and this is only likely to be a concern if L  is a really old technology.
So if /  — / ,  then normalising P  with rcspcct to V, L and /  is achieved by Equation 2.36.
P ' ( V , L J )  =  P ( V , L )
— P  x S 2 x U  =  Power After V.L.f Scaling (2.36)
Given that the SA-DCT and SA-IDCT architectures proposed in this thesis have been designed with low 
power as a primary design constraint, they operate at f  «  / maj- (for L = 90nm). Hence Equation 2.36 
is used in this thesis for power normalisation across technologies when benchmarking against prior an.
With an expression for the normalised power consumption established by Equation 2.36, the nor­
malised energy /•„' consumed by the proposed design with respect to the reference technology is ex­
pressed by Equation 2.37, and the normalised Energy-Delay Product is given by Equation 2.38.
E \ V . L J )  =  P ' ( V . L . f ) x D
=  P  ( V .L . f )  x - i - x C  (2.37)
Jscale
E D P ' ( V ,  L ,  f )  =  P  (V, L . f )  x D 2 (2.38)
This section has presented a set o f formulae that attempt to nonnalisc the power and energy properties 
o f  circuits when benchmarking them against each other. In particular. Equations 2.29, 2.36,2.37 and 2.38 
are used in Chapters 3 and 4 when benchmarking the SA-DCT/1DCT architectures proposed in this thesis 
against prior art.
2.3.2.6 Area and Speed B enchm arking
Although power and energy arc vitally imponant benchmarking metrics for circuits that are implemented 
on mobile dcvices. the traditional metrics o f area and speed cannot be ignored. The ideal goal for any 
circuit is always “smaller, faster and lower power". In the previous section it has been explained that 
comparing designs in terms o f their operating frequency docs not always make sense, particularly if the 
designs arc implemented in different technologies and the goal is low power operation. A more sensible 
metric when benchmarking two designs for the same task in tenns o f  speed is the number o f  clock cycles 
required to compute that task, since this is independent o f implementation technology.
When benchmarking SA-DCT implementations, Chen ct. al. propose the use o f a metric referred to 
as the product o f  uni t area and computation cycle (PUAC) [109J. The PUAC is obtained by multiplying 
the normalised unit area (in units o f equivalent ripple carry adders) with the number o f  computational 
cycles required for a 1D 8-point DCT. The aim o f the PUAC is to combine the latency and area of 
a circuit into u single inctric. where a lower PUAC represents a better implementation. However, ihe
53
Figure 2 26 Simple Multiply-Accumulate Circuit
PUAC results presented in [109] only consider the number of adders and multipliers when deriving area, 
and do not consider the bitwidths of these arithmetic units
To illustrate the flaw with the PUAC metric, consider the simple multiply-accumulate circuit in Fig­
ure 2 26, where the input pins have bitwidth b Consider two circuits X  and Y  that have the same 
architecture as shown m Figure 2 26, but the input bitwidth of circuit X  is bx =  16, and the input 
bitwidth of circuit Y  is by =  32 Using the PUAC metnc according to [109], both X  and Y  have the 
same PUAC since they both have the same number of adders, multipliers and clock cycle latency How­
ever, Y  is twice as big as X 1 Also, if  either X  or Y  had additional non-arithmetic decode logic (e g 
some Boolean logic network), the PUAC would not take this extra circuit area into account
We propose that a fairer metnc when comparing designs would be the product o f  gate count and 
computation cycle (PGCC), since the gate count considers all the logic in the design including the anth- 
metic units For the simple example descnbed earlier, the PGCC of circuit Y  would be twice as big as 
the PGCC for circuit X  When benchmarking the SA-DCT/IDCT architectures proposed in this thesis, 
the PGCC metnc is used along with the power and energy metncs outlined in Section 2 3 2 5
2 3 3 Low Pow er D esign  Techniques
With the causes of power consumption in CMOS circuitry established, this section aims to survey the 
power saving techniques commonly employed by designers For maximal effectiveness, power consider­
ations must be integrated into the design flow at all abstraction levels from concept to layout Electronic 
Design Automation (EDA) companies have foreseen this need [14] and there are many new tools and 
libraries coming on the market that recognise power alongside area and timing as a high pnonty design 
constraint
2 3 3 1 Battery Technology
Perhaps the most obvious target for improving battery life is by improving the battery technology itself 
However, due to slow incremental improvements in battery technology relative to the pace of Moore’s 
law, hardware engineers must focus on energy-efficient circuit design to alleviate the exponential increase 
in power density of modem integrated circuits [34] Nevertheless, research into improved longer-lasting 
physically lighter energy sources is an important complementary field The most common secondary 
cells in use today are Sealed Nickel-Cadmium (NiCd), Nickel-Metal Hydride (NiMH) and Lithium-Ion
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(Li-ion) and significant research has been invested in these technologies due to the explosion of cellular 
phones, portable computers, camcorders and entertainment devices [110] O f the three, Li-ion is the 
most advanced (in terms of lifetime and weight) but is also the most expensive It is currently dominant 
in the laptop computer market and the technology is currently maturing and is permeating the mobile 
consumer electronics market [111] A proposed low cost alternative to Li-ion is Lithium polymer (Li- 
polymer) [110, 112]
Researchers have been attempting to develop a revolutionary power source solution that could com­
plement work m low power electronics, and the most promising solution is the fuel cell [113] A fuel 
cell is a device that generates energy using electrochemical reactions There is enormous interest in fuel 
cells since they deliver cheap, clean energy [114] The fuels being looked at most seriously for portable 
fuel cells are hydrogen, metal hydrides, ethanol and methanol, with methanol appearing to be the most 
promising option [113] One issue with fuel cells is making them powerful enough at the small sizes 
necessary for mobile platforms Research in the field is ongoing, and Toshiba appear to be the leading 
company in the field [113, 115]
2 3 3 2 System Level Techniques
It is generally accepted that most power savings are achieved at the higher levels o f design abstraction 
since there exists greater degrees of design freedom as illustrated in Fig 1 2 [83, 116] The largest 
savings are possible prior to design synthesis, therefore it is important to consider power consumption at 
an early stage in a design It is estimated that at the system and algorithm design phases, optimisations 
can yield a 10-20x improvement in terms of power consumption as compared to only a 10-20% possible 
improvement with post-synthesis stage (circuit/technology level) techniques [117]
Hardware / Software Partitioning When implementing a system specification, partitioning the func­
tionality between hardware and software is an important step Hardware accelerators for computational 
hot spots (e g motion estimation and DCT in an MPEG-4 codec) are generally more power efficient 
compared with software but are less flexible and require extra logic on the chip [21, 117] Accelerat­
ing demanding algorithms in hardware will increase throughput, since the processor is relieved of these 
tasks, but also save power if designed correctly The SA-DCT/IDCT architectures proposed in this thesis 
achieve precisely this -  they are low power hardware accelerators Designers have great control over the 
architectures of the hardware accelerators and so can design them with energy-efficiency in mmd There 
is less design freedom for a general-purpose processor since by definition they must cater for numerous 
processing tasks On the software side, the latest trend in microprocessor design is the shift from high 
frequency single core systems to multiple parallel cores operating at lower frequencies [118, 119]
Board Level Layout and I/O The initial high-level layout of the chips and interconnects on a board is 
very important in terms of power consumption A system designer should aim to minimise the physical 
length o f interconnects that will have the heaviest switching load Careful layout of chips (processors, 
memory, I/O, custom peripherals etc ) on a board can potentially save a lot o f needless power consump­
tion It is estimated that one third of the power consumed by a single chip is at the I/O ports [116] ' 
Therefore for board designs containing discrete custom peripherals (ASIC or FPGA), the amount and 
position o f I/O pins must be carefully traded off against speed and area requirements Data buses usually
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have heavy loads and long interconnects between cores on a board It may not be possible to reduce 
the number of I/O lines but effort can still be made to reduce the switching activity on the bus Some 
common techniques include one-hot coding, Gray coding and bus-inversion coding [84, 116]
M emory Subsystems The memory bandwidth available for a given application is another important 
design parameter for hardware designers There are two components that need consideration -  firstly 
there is an off-chip to on-chip memory bandwidth, and secondly an on-chip memory to processing data­
path bandwidth The optimal partitioning between on-chip and off-chip memories depends on the appli­
cation and the design constraints Both have to be optimised m order to achieve the appropriate speed, 
area and power efficiency In general, the same source video data needs to be accessed and processed by 
different video tools (e g motion estimation and DCT) so it makes sense to read the current source data 
once from an off-chip memory and store it in an on-chip memory where the various tools can access the 
data faster and with less energy Unfortunately, embedded/on-chip memory is usually more expensive so 
again trade-offs must be made However, the power requirements o f modem wireless hardware heavily 
favour the energy-efficiency of embedded memory Another complicating factor for memory design is 
the likely usage of a cache architecture to minimise the probability of expensive off-chip accesses, both 
in terms of power and speed [120] Other techniques employed to reduce switching on memory data and 
address lines include memory banking, selective line activation [88] The aim o f techniques like these is 
to localise the amount of memory circuitry activated for each data access Energy is saved if irrelevant 
areas of the memory are not activated
When choosing the memory technology for a low power application, a designer must consider both 
the dynamic and static power consumption of the various alternatives In terms of dynamic power con­
sumption, a Static RAM (SRAM) cell consumes more power than a Dynamic RAM (DRAM) cell due 
to its latching action and inherent size [121] Traditionally, DRAM was said to be at a disadvantage 
in terms of leakage power due it’s need for refresh circuitry but as process technologies shrink below 
130nm, SRAM cells become very susceptible to leakage currents [121] In fact, modem techniques have 
reduced the refresh current needed for a DRAM cell significantly lower than the leakage currents asso­
ciated with an SRAM cell However, DRAM is relatively slower than SRAM so again speed must be 
traded for power depending on the overall system specifications
Dynamic Power Management (DPM) As mentioned, a system can be thought of as a collection of 
functional components (processor, memory, I/O, dedicated hardware accelerators etc ) which themselves 
are composed of various functional modules In a power manageable system all o f these components have 
one active state in which it carries out its task and one or more inactive low power states The components 
may self-manage the power state transitions or may be controlled externally A power manager observes 
the component workload and controls its power state accordingly, where the power state corresponds 
to a particular operating frequency and voltage Such strategies are commonly referred to as Dynamic 
Voltage/Frequency Scaling (DVS/DFS) In this scenano, components can be put in a low power state 
or shutdown to save power when not needed However, there are many complications regardmg the 
implementation of a DPM system [122] For example, components should only be shut down if the 
shutdown period is long enough to amortise the cost o f turning off the component This means that 
the DPM controller needs to be able to predict with a certain degree o f accuracy the fluctuations in a
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components workload. Even though the power controller is in itself a  complex piece o f circuitry, it has 
the potential to significantly extend the battery life o f a mobile device by ensuring that needless power is 
not wasted by idle components.
2.3 .3 .3  A lg o rith m ic  Level T e c h n iq u e s
Assuming that the system has been partitioned in an energy-efficient manner and certain algorithms have 
been earmarked for hardware acceleration, the important question then becomes how a designer ensures 
that the hardware accelerator for a particular algorithm is indeed low power. Probably the simplest 
yet most effective technique is to reduce the number/complexity o f basic operations that the algorithm 
requires. If the operations can be simplified, the number o f primitive steps required decreases and con­
sequently the energy and delay for the operation will decrease (lower EDP). If there is less processing 
steps to execute, the design may possibly operate at a lower voltage and/or frequency to maintain the 
same throughput. The hardware complexity will also reduce meaning a reduction in switching capac­
itance. Such properties have very positive effects on all components o f power consumption as listed 
in Section 2.3.1. Simply by careful reformulation o f  the algorithm, there exists scope for large power 
savings. The particular optimisations employed at this level are very application specific. For example, a 
hardware implementation o f a Fast Fourier Transform (FFT) algorithm would certainly be more energy- 
efficient than a direct implementation o f the DPT equation itself. The same is true for the SA-DCT/1DCT, 
and the approach taken by the author is discussed in Chapters 3 and 4.
2 .3 .3 .4  R e g is te r  T ra n s fe r  Level (R T L ) a n d  Logic L evel T e c h n iq u e s
Once the optimised algorithm has been formulated, the next stage o f  design generally involves coding 
the architecture at the register transfer level (RTL) using a Hardware Description Language (HDL) such 
as Verilog. VHDL or SystemC. There are numerous techniques that can be employed to reduce power 
consumption at this level and the most common arc outlined in this section.
P a ra lle lism  a n d  P ip e lin in g  Parallelism and pipelining are techniques that allow the designer to reduce 
the operating frequency and voltage o f a design while maintaining throughput. If an architecture without 
pipelining takes n  clock cycles to compute its final results for each set o f  input samples and there are m 
sets of input samples, it will take n x m  clock cycles to compute all m  inputs. The latency in this case 
is the product o f n  x m  x T  where /  is the clock period. However, by enhancing the architecture with 
added extra pipeline control circuitry', it may take as little as n + (m  1) cycles. This will decrease the 
latency o f  the design to (n  -f (m  -  1)) x T . This concept is illustrated more clearly in Figure 2.27 where 
n  =  4 and m =  3. However, if power savings are important, the clock period could be increased in the 
pipelined design to match the latency o f  the non-pipelined design. In this case, the throughput has been 
maintained but the architecture is operating at a lower frequency thus lowering the power consumption. 
Lowering the operating frequency may also afford the possibility o f  operating at a lower voltage thus 
saving even more power.
The same concept applies to incorporating parallelism in a design. At one extreme is there are m 
sets o f  inputs there could be m  parallel processing units and all m inputs could be processed in only 
n clock cycles, thus saving power since again frequency and voltage may be rcdutcd. However, there
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Figure 2.27: An Example o f a Pipelined System
is an obvious drawback since the greater the extent o f  parallelism the greater the effective switched 
capacitance. Parallelism and/or pipelining can only save power if  the correct balance between area and 
power is used [32]. and both techniques arc used to a certain extent in the design o f  the SA-DCT/IDCT 
architectures proposed in this thesis in Chapters 3 and 4.
As an illustrative example, consider the simple adder comparator circuit shown in Figure 2.28 [83] 
(the following discussion is a summarised version o f  the example in [83]). In this circuit, inputs A 
and B  are added and the result is compared to C . If the circuit is synthesised using 2.0/<m technology 
the worst-case delay through the adder, comparator and latch is approximately 25ns at a voltage o f 5V. 
Therefore (ignoring metastability effects) if the clock period T  needs to be 25ns to match throughput 
specifications, the voltage cannot be reduced any lower than 5V since no extra delay can be tolerated. 
If this is taken as the reference circuit, the power consumed by this circuit is Prrf  = C ref V 2ej f ref .  
Figures 2.29 and 2.30 show parallel and pipelined implementations respectively o f  the previous circuit. 
In the parallel implementation, two identical adder-comparator datapaths are used, allowing each unit 
to work at half the original rate (half the clock frequency) to maintain a throughput o f  25ns. Since the 
speed requirements for each unit has now decreased to 50ns, the voltage may be dropped from 5V to 
2.9V. However, the datapath capacitance has increased by a factor o f  2 but the frequency has correspond­
ingly decreased by a factor o f  2. In fact, the total effective capacitance has increased by a factor o f 2.15 
owing to the extra interconnect routing. Comparing to the reference power consumption Prej  the par­
allel consumption evaluates to P]Xir =  CparV^arJpar -  2.1bCTej (0.58l'r; j ) %  0.36Prf/ .  So even 
though the area has more than doubled, the power consumption has been significantly reduced. With 
the pipelined architecture, the additional pipeline latch between the adder and the comparator reduccs 
the critical path to be m a x(T nAA**. Tcomparaiar) allowing the adder and comparator to operate at a lower 
rate. If the two delays are equal (both 12.5ns), the voltage can again be reduced to 2.9V with no loss 
o f throughput if the clock frequency is maintained (assuming the pipeline is never stalled). There is a 
much lower area overhead incurred with this technique, since only two extra latches are needed, and 
the total effective capacitance increases by approximately a factor o f 1.15. The pipelined power con­
sumption is Ppipt. = CpipeVppefptpc =  115CVe/(0 .5 8 V j£ j)/re/  »= 0.39Prr/ ,  which is comparable to 
the parallel savings with much less overhead. One obvious extension is to combine both parallelism and 
pipelining. An architecture incorporating both reduccs the critical path by a factor o f 4. and as such the 
voltage can be dropped until the delay increases by a factor o f 4. The power consumption in this case is 
Pboth = CbothVfofhfboih — 2.5CV*/(0 .4 Vr^ ) 4 ^ -  2= 0 .2 / ^ / .  The power consumption in this case has 
been reduced to only 20% o f the original circuit.
The issue o f how far the parallelism/pipelining approach can be taken warrants further discussion. 
Obviously there is an area overhead involved and it may not always be viable to increase the area to reach 
the optimum power levels. The optimal amount o f parallelism and pipelining in terms of power will
AFigure 2.28: Sample Comparator Circuit
Figure 2.29: Sample Parallel Comparator Figure 2.30: Sample Pipelined Comparator
depend on the specific circuit and the technology' employed (proccss line widths, transistor thresholds, 
noise margins etc.). Usually the overhead in increased parallelism to compensate for the reduced logic 
speed will begin to dominate, increasing the power faster than the voltage reduction decreases it [83], 
The authors o f [34] when dealing with the addcr-comparator circuit found that using 2.0/im technology 
with device thresholds at approximately IV, the optimal supply voltage yielding the lowest power figures 
is 1.5V. Using 0.8/im technology, they found the optimal voltage to be approximately IV yielding even 
greater power savings. Using a number o f examples they found that the optimum voltage occurs between 
1 1.5 V and they speculate that scaling the dev ice threshold voltages would result in a scaling o f  supply
voltages into the sub IV range. However, it should be noted that scaling the threshold voltages too 
aggressively can result in unwanted sub-threshold conduction cffccts as outlined in Section 2.3.1.
S y n c h ro n o u s  T e c h n iq u e s  a n d  C lo c k  G a tin g  The clock tree can consume between 30% and 50% of 
the power in a digital system since by definition the clock toggles every cycle [32. 123]. Clock gating is a 
commonly employed technique used to mm off clock tree branches to latches or flip-flops when they are 
not used. Until recently, developers considered clock gating to be a poor design practicc because clock 
tree gates can cxaccrbate clock skew. Conventionally, placement and routing is optimised for timing, 
with little or no consideration tor power or signal integrity. 1 his is changing with the newer clock tree
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synthesis approaches [123] and tools like Synopsys’ Power Compiler now has features such as automatic 
clock gating and power aware placement [107] Since by their adaptive nature, the SA-DCT/IDCT have 
a variable computational load, clock gating is used to gate off logic in the SA-DCT/IDCT architectures 
proposed in Chapters 3 and 4 according to the dynamic nature of the input shape information
Other techniques related to clock tree optimisation include half-frequency and half-swing clocks [32] 
A half-frequency clock triggers logic on both the rising and the falling edge, thus enablmg it to run at half 
the frequency and hence reduce switching by 50% One drawback o f this technique is the increased area 
requirements of double edge-triggered latches and flip-flops Another issue is the complexity involved in 
interfacing logic that is double edge-triggered with logic that is single edge-tnggered A half swing clock 
swings only half o f the supply voltage on each edge, which again saves power However, this increases 
latch and flip-flop design requirements and is difficult to apply in systems with a highly scaled supply 
voltage
The concept o f asynchronous logic is a much-debated topic in the design community and its sup­
porters claim that a system without a clock can save considerable power However, asynchronous logic 
requires extra handshaking signalling and is in general difficult to test The fact that most EDA tool 
vendors warn against the use of asynchronous logic is a strong sign that the synthesis results may be 
unpredictable
Glitching/Switching Minimisation Circuits can sometimes exhibit spurious transitions due to finite 
propagation delays through logic blocks This is especially true if logic depths are unequal between 
registers To minimise these glitches it is important to balance all signal paths as much as possible For 
example, consider the two implementations for adding four numbers shown in Figure 2 31 Assume all 
inputs arrive at the same time If there is a propagation delay through the first adder in the cascaded 
case, the second adder is computing with the new C  input and the old value for A  + B  When the new 
value of A  +  B  finally propagates, the sum is recomputed The same idea is true for the third adder, 
except this time the addition is computed three times per cycle The capacitive load switched per cycle 
is greater for the cascaded case compared to the tree implementation due to the spurious transitions 
The capacitive load for the registers holding the primary inputs is also distributed more evenly in the 
tree circuit Sometimes, however, the primary inputs may have different arrival times and depending 
on the specific signal timing statistics, a hybrid cascaded tree implementation may be optimal Such 
decisions can only be taken with certainty after synthesis and placement details are available As well 
as balancing logic paths, other common techniques to reduce general node switching (as opposed to 
glitching in particular) include conditional computation [84] and clever finite state machine encodings 
(Gray, One-Hot etc ) Both adder tree balancing and Gray coding of finite state machines are used in the 
SA-DCT/IDCT architectures proposed in this thesis
Reduced Precision Computation The previous techniques that have been mentioned aim at saving 
energy without loss of performance Speed may be sacrificed, but the precision and accuracy of the 
output produced by the low power hardware accelerator is maintained However there are cases when 
degradation in quality may be acceptable if it can be traded for increased battery life Signal processing 
applications generally require many additions and multiplications and energy can be saved if the bit 
widths of some of these computations is reduced, or if the results o f a computation are rounded to a
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Figure 2 31 Reducing Glitching by Balancing Signal Paths
smaller number of bits A detailed examination of the algorithm to be implemented may hint at certain 
computations that may afford less accurate or precise computation without a significant degradation in 
quality For example, an 8 x 8 DCT computation produces 64 frequency coefficients all of which require 
the same number of additions and multiplications to compute However, as outlined in Section 2 2 2, 
the lower frequency coefficients are most important if the DCT is being applied to natural video data 
Therefore it may be energy-efficient to compute the high frequency coefficients less precisely It may 
also be possible to adapt the precision of the computations based on the input signal statistics and only 
dissipate the minimal power necessary for each individual computation This idea has been explored for 
a hardware accelerator implementing the forward 8 x 8  DCT [124] The SA-DCT/IDCT architectures 
proposed in this thesis use fixed-point arithmetic using the lowest possible bitwidth that maintains the 
quality required by the MPEG-4 standard
2 3 3 5 Circuit / Technology Level Techniques
The energy saving techniques discussed up to this point have been relatively independent of the technol­
ogy used to implement hardware accelerators The focus has been on optimising the system architecture, 
the algorithm to be implemented and the local architecture o f the hardware accelerator These techniques 
are applied before the synthesis process enhanced by sophisticated EDA tools during logic synthesis 
Applying low power methodologies effectively at the circuit, transistor or silicon levels requires a de­
tailed understanding of the technology being used and the associated semiconductor physics The mam 
technique used is to scale down the voltage to save power, but this can also cause subsequent adverse 
behaviour depending on the technology employed Since these techniques are not exploited directly by 
the SA-DCT/IDCT architectures proposed in this thesis, this section aims to only briefly outline the most 
commonly used techniques at these levels
Logic Circuit Options There are numerous options available in choosing the basic circuit approach 
and topology for implementing various logic functions The choice between static versus dynamic imple­
mentations and pass-gate versus conventional CMOS are two such examples [83] In terms of low-power 
properties, dynamic logic has the edge over static logic since it has lower glitch switching, eliminates 
short-circuit dissipation and reduced parasitic node capacitances Pass-gate logic is attractive, as fewer 
transistors are required to implement logic functions such as XOR [34]
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Voltage Scaling and its Implications As noted earlier, ideally the most effective method to reduce 
power consumption is to reduce the supply voltage since the energy per switching transition is quadrat- 
lcally dependent on this term Unfortunately one adverse effect o f reducing Vdd is that the speed of the 
logic gates is reduced A first order approximation of the relationship between voltage and delay is given 
in Equation 2 39
T  =  —— -------- — ____  (2 39)
^ w { v dd- v tY K }
Since the objective is to reduce power consumption while keeping the latency of the overall system fixed, 
compensation for these increased delays is required At higher levels o f abstraction this is achieved by 
parallelism and pipelining as outlined earlier At the lower levels o f abstraction, two primary techniques 
based on Equation 2 39 involve resizing the transistors (the W /L  ratio -  see Figure 2 25) and scaling the 
device threshold voltages The latter technique has senous implications in deep sub-micron designs and 
is dealt with separately m the next section
With regard to transistor sizing, it can be seen from Equation 2 39 that increasing the W /L  ratio will 
decrease the delay but it will also increase the gate capacitance and increase the switching power con­
sumption In circuits where the parasitic capacitances dominate over the gate capacitances, the trade-off 
is not so distinct and there exists an optimal W /L  ratio that actually minimises the switching power con­
sumption with a certain decrease m gate delay [83, 96] When the parasitic capacitance is negligible, the 
minimum sized devices should be used Adjusting the transistor sizes and the supply voltage optimally 
to balance speed and power is very much circuit dependent
One way to improve both power and delay is to use a smaller technology where all voltages and 
linear dimensions are scaled down [96] The scaling formulae are presented in Section 2 3 2 5 in the 
context o f circuit benchmarking The difficulty with ideal scaling is the requirement for the threshold 
voltage to scale along with the supply voltage as well as reliability issues In addition, with the latest 
technologies such as 90nm the resistances associated with interconnects are no longer negligible This 
may cause voltage drop problems and electromigration effects when routing the power supply rails and 
the clock tree [125]
In genera], reducing the supply voltage will reduce the power consumption but increase the device 
delay Techniques such as transistor sizing, technology scaling and threshold voltage scaling are com­
monly employed to compensate for the increase m delay However, with the most modem technologies 
these techniques cause problems with static power dissipation which if not tackled threaten the viability 
of future feature size miniaturisation
2 3 3 6 Tackling Static Power Dissipation
As technologies are scaled to make devices smaller and faster, the supply voltages are also scaled The 
supply voltages are scaled to keep the electric fields the same across generations, since many of the 
device reliability parameters are a function of the fields that exist withm the device This approach 
is called constant field scaling [89] Scaling the supply voltage has the added benefit of reducing the 
dynamic power dissipation as outlined in the previous section To achieve a device delay improvement 
as it is scaled, the device drive current must be kept constant [91] The drive current is a complicated 
function of many parameters including (V^d — Vt ) The quantity {Vdd — Vt ) is referred to as the gate 
overdrive, where Vdd is the supply voltage and Vt is the device threshold voltage As Vdd is scaled, Vt
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must be scaled accordingly to keep the drive current constant Unfortunately as Equation 2 18 illustrates, 
the sub-threshold leakage current is exponentially dependent on — V* This is the reason why static power 
dissipation is increasing as technologies shrink below 90nm
Research into the static power issue is widespread and one solution is to use multiple voltage domains 
[125] In this approach, any performance critical functions can be located in a higher voltage domain 
while non-cntical functions can be allocated to a lower voltage domain Many vendors also offer multiple 
Vt libraries where each type of gate is available in different forms iow-threshold devices that switch 
quickly but have high leakage, and high-threshold devices that switch more slowly but have low leakage 
Again, low Vt devices could be used on critical paths only Another technique is to selectively power 
down low Vt chip areas when they are not needed [89] This technique is called power gating, and is 
based on the same concept as dynamic power management o f subsystems, except at the transistor level 
For this technique to work effectively, accurate prediction and speculation circuitry is needed which 
obviously has an associated area overhead There is also widespread research at the silicon and physical 
level, and some common themes appear to be strained silicon and high-k dielectrics [91] Strained silicon 
is a processing technique that essentially stretches the silicon molecules further apart, allowing electrons 
to flow through transistors up to 70% faster This will reduce the need to scale Vt as aggressively to 
maintain the gate drive current “High-k” stands for high dielectric constant, which is a measure of 
how much charge a material can hold By moving to a new high-k material, the drive current can 
be maintained at the level it could have achieved with silicon dioxide dielectrics -  and overcome the 
leakage Intel aims to introduce a high-k dielectric with its 45nm technology before 2010
2 3 3 7 Recurring Themes in Low-Power Design
Section 2 3 1 has provided a detailed explanation of the sources of power consumption in modem CMOS 
devices This discussion has shown that the primary controlling parameters are voltage, physical capac­
itance, operating frequency and node activity rate The sub-sections thus far in Section 2 3 3 have de­
scribed techniques at the different abstraction levels that aim to jointly optimise these parameters Many 
o f these techniques follow two common themes -  trading area/performance for power and avoiding waste 
[37]
It has been demonstrated that decreasing the system supply voltage to save power degrades the max­
imum operating frequency of the system Clearly this represents trading power for performance In 
deep-submicron design where power is a primary design constraint, a designer should aim to meet rather 
than beat performance requirements If performance constraints are also tight, the designer can employ 
parallelism which has been shown to save power as well as maintain performance However, excessive 
parallelism incurs an area penalty, which is clearly important on a mobile platform where area is limited 
It is clear that with modem technology, a designer must carefully trade area, performance and power 
according to the system constraints
The other recurring theme of low power design involves avoiding waste Low power techniques for 
avoiding waste exist at all levels o f abstraction (e g DPM, algorithm re-formulation, clock gating, glitch­
ing elimination and power gating) These techniques almost come for free in the sense that performance 
and area are not significantly affected if they are employed (ignoring relatively negligible overheads) 
These techniques are mainly common sense ideas but can significantly improve the power consumption 
of a system
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Figure 2.32: Low Power Design Flow
2.3.4 E lectronic Design A utom ation (EDA)
The low power design techniques surveyed in Section 2.3.3 are generally leveraged by a digital designer 
before committing the optimised design to a HDL description as shown in Figure 2.32. The system, algo­
rithmic and RTL/logic level techniques discussed in Section 2.3.3 arc manually applied by the designer. 
For example, a software designer could include a dynamic power management scheme as part o f the 
operating system. A hardware designer could choose reduced precision multipliers or use Gray coding 
o f  finite state machines. IT»e hardware designer implements these ideas by describing the low power 
hardware architecture in a HDL like VHDL or Verilog as shown in Figure 2.32. A hardware designer 
indirectly applies the circuit and technology level low power techniques o f Section 2.3.3 by choosing an 
appropriate target process technology (e.g. a low power ASIC library or a low power FPGA), which the 
HDL description will by mapped to by a synthesis tool. By analysing the global system itself, a set o f 
design constraints (area, speed and power) are derived for each o f the hardware modules in the system. 
As shown in Figure 2.32. the HDL modules, the target technology library and the design constraints are 
fed to a sophisticated synthesis tool that maps the HDL description to the technology library based on the 
constraints, and the final result (after extensive verification) is a  chip mask that is ready for manufacture.
An important point about Figure 2.32 is that prior to the HDL coding, the low power techniques 
are applied manually by the user. The synthesis tool uses sophisticated Electronic Design Automation 
(EDA) algorithms to further optimise the design according to constraints and library- characteristics. The 
optimisations achieved by synthesis tools arc generally difficult to employ manually by a user, hence 
the automation. Indeed many o f  the optimisations that EDA algorithms attempt may be characterised 
mathematically as NP-complctc problems, so in general, clever heuristic approaches arc required [126.
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127] This section briefly summarises the kind of EDA algorithms used by a synthesis tool, which gives 
context for the EDA algorithm proposed by the author m Chapter 5 that optimises the hardware resource 
allocation for general CMM operations
2 3 4 1 Trends in EDA
In general, the synthesis process is a multi-stage process that takes a specification of the behaviour 
required of a system and a set o f constraints and goals to be satisfied, and finds a structure that implements 
the behaviour while satisfying the goals and constraints [128] The synthesis flow is an important topic 
in itself, and a proper treatment is beyond the scope of this thesis
It must be noted that differing definitions of the scope of the synthesis stages exist m the literature, but 
they all refer to translation from behaviour to structure at some abstraction level Behavioural synthesis 
translates an untimed algorithmic description (possibly C/C-H-/SystemC) into a cycle accurate Register 
Transfer Level (RTL) description (SystemC/Venlog/VHDL) RTL synthesis transforms behavioural HDL 
constructs (such as lf-else and case statements) into a structural representation (Boolean networks for 
combinational logic and finite state machines for sequential logic) Logic synthesis is the fine tuning of 
an existing structural description based on design constraints Layout synthesis is the place and route 
step where a layout mask of the final chip for manufacture is produced
The escalating complexity of hardware designs led to the emergence of HDLs in the 1990’s, since 
schematic capture became no longer feasible Today, there is no established automatic design flow from 
the system level to the timed RTL description, although this is slowly changing In the workplace, digital 
designers usually manually interpret a behavioural system specification document and directly code HDL 
timed RTL descriptions of the various sub-modules As designs have become even more complex and 
time to market pressures increase, there is a necessity for a more integrated design flow incorporating 
behavioural synthesis Behavioural synthesis and RTL synthesis can be grouped by the term “High-Level 
Synthesis” (HLS) The HLS process is discussed in more detail in Section 2 3 4 2
The most recent EDA trend is the emergence of Electronic System Level (ESL) design flows -  a fully 
integrated design flow from concept to manufacture The perceived advantages of such a flow include
•  More abstract models facilitate faster and easier design space exploration
•  No manual translation necessary from behavioural software descnption to RTL hardware descrip­
tion
• Virtual prototypes for the hardware are immediately available so software development can begin 
in parallel as opposed to the traditional staggered design flow where a physical hardware prototype 
is necessary first
•  Verification time decreases significantly compared to RTL simulation
ESL tools have been slow to emerge due to concerns about the quality o f results compared to hand crafted 
RTL design However, there is significant work ongoing in this field and recent years has seen the release 
of many ESL tools Examples include Cynthesizer by Forte [129], DK Design Suite by Celoxica [130] 
and Catapult C by Mentor Graphics [131] The overriding trend is the drive to more integrated design 
flows with designs described at more abstract levels However, the EDA algorithm proposed in Chapter 5 
is still in the HLS domain
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2 3 4 2 The High-Level Synthesis (HLS) Process
HLS may be thought of as an intermediate abstraction level o f synthesis between pure RTL synthesis and 
true ESL synthesis The process may start with an untimed or timed description of the system, depending 
on whether the behavioural synthesis step is included or not Once a timed RTL descnption is available, 
the following synthesis steps take place to translate it into a structure transparently mappable to hardware 
gates [127, 126}
•  Compilation
• High Level Transformations
•  Scheduling
• Allocation
• Binding
These are the steps that underpin the “synthesis tool” black-box in Figure 2 32 The compilation step 
is a one-to-one transformation of the input HDL specification into a new internal representation o f the 
behaviour, better suited to synthesis [128, 127] No optimisation occurs in this step and the result is 
usually graph based (a data flow graph and a control flow graph) [127] High Level Transformations 
(HLTs) aim to optimise circuit behaviour by transforming the description of the circuit without altering 
its functionality Some common HLTs include dead-code elimination, common sub-expression sharing, 
algebraic transformations and constant propagation [126] The goal o f scheduling is to optimise the 
number o f control steps needed to complete a function, according to design constraints A scheduling 
algorithm assigns each operation into one or more control steps [128] The allocation and binding steps 
carry out the selection and assignment of hardware resources for a given design Based on the schedule, 
allocation determines the type and number of resources (registers, adders, gates e tc ) required by the 
design Binding assigns the instance of an allocated hardware resource to a given data path node [126]
The HLS steps are non-trivial and the optimisations used depend on the design constraints Indeed 
the HLS process can be descnbed as an NP-complete problem, so in general clever heuristic approaches 
are required [126, 127] The design space is large and a good HLS process aims to search the design 
space cleverly to converge on an optimal realisation based on constraints The complexity of the problem 
means that it will always remain an active area o f research, especially since the optimal synthesis of 
complex VLSI systems is vitally important
2 3 4 3 High-Level Transformations of VLSI for Constant Matrix Multiplications
Applications involving the multiplication of variable data by constant values are prevalent throughout 
signal processing, image processing, control and data communication [132] Some common tasks that 
involve these operations are finite impulse response filters (FIRs), the discrete Fourier transform (DFT) 
and the discrete cosme transform (DCT) Optimisation o f these kind o f multiplications will significantly 
impact the performance o f such tasks and the global system that uses them The tasks listed as examples 
are instances o f a more generalised problem -  that o f a linear transform involving a constant matrix 
multiplication (CMM)
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The general properties o f  a CMM operation can be exploited by a designer to realise an efficient 
hardware implementation. For example if one operand o f a multiplication is constant it is possible to 
implement the operation using only additions and'or subtractions coupled with shift operations instead o f 
implementing a full multiplier (referred to as distributed arithmetic) [133]. The multiplication by constant 
problem has been widely researched and there are many optimisation algorithms in the literature, as 
surveyed in [134]. These algorithms may be broadly classified as high-level transformational algorithms 
since they transform the realisation o f the CMM operation to a more optimal representation. As such, 
they may form part o f  a larger HLS tool as described in Section 2.3.4.2.
Traditionally an “optimal" realisation o f  a CMM circuit referred to the realisation with the lowest 
adder count (hence smallest silicon area). Based solely on this criterion the CMM optimisation problem 
itself may seem simple but in reality is very difficult due to the huge combinatorial possibilities. Most 
proposed approaches sacrifice optimality by using heuristics to converge on a local optimum. With the 
trend towards mobile computing platforms, power consumption properties have become as (if not more) 
important than circuit area. Indeed, there are many criteria that may be considered when building a CMM 
optimisation approach some o f  which are complementary and some o f which conflict:
•  Adder count (the lower the better)
•  Logic depth (the smaller the better)
•  Operating frequency (the faster the better)
•  Power consumption (the lower the better)
•  Datapath re-use (the more the better)
•  Degree o f parallelism (depends on constraints)
•  Net fan-out (related to speed and power)
• . . .
The important point here is that they all trade-off against each other the optimal solution depends 
entirely on the target application design constraints. From an algorithmic point o f view, the factor that 
most influences the relative trade-offs o f  the above criteria is the numeric representation o f the distributed 
constant weights. The approach proposed in this thesis (as described in Chapter 5) uses adder count as 
the sole optimisation criterion but it is envisaged that more criteria be integrated in future. The proposed 
solution searches for an absolute optimal solution (fewest adders) without resorting to exploring the entire 
permutation space by using some intuitive early exit strategics. Such an algorithm can be employed to 
realise optimal circuitry for any CMM problem.
Some commercial approaches to automated distributed arithmetic architectures implementation in­
clude the Xilinx DA FIR [135], the elnfochips (Xilinx 3rd Party IP Partner) Parallel Distributed Arith­
metic (PDA) architecture [136] and the Actel CoreFIR [137], These approaches are based on automated 
look-up-table synthesis. A more sophisticated approach is the Graph Synthesis Algorithm by Xignal 
Technologies [42]. Such EDA algorithms underpin logic synthesis tools such as Synopsys Module Com­
piler that try to optimise various kinds o f datapaths based on design constraints [138]. Chapter 5 presents
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a detailed state-of-the-art review o f work in this field to give context for the contributions made by the 
author’s work
2 3 5 C onclusions
The discussion in this section has illustrated clearly that with the ever-increasing miniaturisation trends 
in microelectronics power consumption has become the high priority design constraint The sources of 
power consumption m a CMOS circuit have been derived and the typical approaches taken by designers 
to tackle the issue have been introduced To achieve significant power gains, energy efficiency must 
be considered at all abstraction levels and at all stages of the design cycle Most power savings can 
be made at the higher levels and the initial stages of the design where by reformulating the problem, 
energy is not wasted on computation that is not necessary It is this high-level approach that has been 
adopted for the design of the SA-DCT and SA-IDCT cores proposed in Chapters 3 and 4, as well as the 
CMM optimisation algorithm proposed in Chapter 5 In particular, the main contributions of the SA- 
DCT/IDCT architectures proposed in this thesis are at the algorithmic and RTL/logic abstraction levels 
It is envisaged that the proposed CMM optimisation algorithm could be integrated into a sophisticated 
EDA synthesis tool to help achieve supenor results for a complex hardware resource allocation problem
2 4 Summary
This chapter has presented a comprehensive technical background to give context and motivation for the 
author’s own work Digital video applications are emerging as key selling points on the latest mobile 
handsets Due to the large amount o f data involved, a data compression scheme is required to make 
transmission and/or storage feasible This chapter has described the basic enabling technologies that 
underpin the modem video compression schemes A taxonomy of compression standards has been pre­
sented, with emphasis on object-based MPEG-4, which uses the SA-DCT/IDCT It was explained how 
video compression schemes are very computationally demanding, and how on a mobile platform this 
gives rise to power consumption concerns This chapter presented the sources of power consumption 
in modem CMOS technology, discussed some benchmarking metrics, as well as outlining power sav­
ing techniques for all levels o f design abstraction It is concluded that most savings are possible at the 
higher abstraction levels (system, algorithmic, RTL) Such “high-level” techniques include effectively 
partitioning the system between hardware and software, avoiding redundant computation, and hardware 
resource re-use The SA-DCT/IDCT architectures of Chapters 3 and 4, as well as the CMM optimisation 
algorithm proposed m Chapter 5 have been designed with this high-level approach m mind
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CHAPTER 3______________ |
___________________ Shape Adaptive Discrete Cosine Transform Architecture
Modem image and video compression standards use transform based compression techniques to achieve 
highly efficient compression ratios as outlined in Chapter 2 The transformation process literally trans­
forms the mput data to an alternate representation, which is more amenable to compression than the 
original representation By processing the data in the transform domain, it is easier to exploit spatial sig­
nal redundancy and thereby achieve lower bit-rates for transmission Both representations are equivalent 
and the forward and inverse transform equations are used to alternate between one and the other This is 
possible because the transformation itself is a lossless process and performing the inverse transformation 
restores the original image data
The benefits o f transform-based compression come at a cost -  the transform functions are among 
the most computationally demanding in a video codec Hence, there has been extensive research into 
efficient implementations, both software and hardware, o f mathematical transforms The stringent power 
and real-time design constraints imposed by modem mobile multimedia devices has seen a recent focus 
on efficient hardware implementations of transform functions The most popular transform adopted 
by multimedia standards is the Discrete Cosine Transform (DCT) [54] for block-based codecs and its 
Shape Adaptive extension, the SA-DCT, for object-based codecs [20] This chapter firstly surveys state 
o f the art implementations for the DCT/SA-DCT proposed m the literature Then, a novel hardware 
implementation of the SA-DCT is proposed that offers a good trade-off between area, speed and power 
consumption This architecture is extremely attractive if implementing a mobile multimedia terminal 
that supports MPEG-4 object-based processing
3.1 Introduction
To illustrate the additional complications associated with the SA-DCT compared to the regular 8 x 8  
DCT, consider Figure 3 1 which is similar to Figure 2 15 (see Section 2 2 6 for an introduction to the 
algorithm) In Figure 3 1, the data in the block relevant to the VO is labelled with mtegers to explicitly 
illustrate how the data is shifted and packed during the different SA-DCT steps The additional factors 
that make the SA-DCT more computationally complex with respect to the 8 x 8 DCT are vector shape 
parsing, data alignment and the need for a variable N-point ID DCT transform The SA-DCT is less
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Figure 3.1: The SA-DCT Algorithm Data Addressing
regular compared to the 8 x 8 block-based DCT since its processing decisions are entirely dependent on 
the shape information associated with each individual block. To re-cap. the SA-DCT algorithm steps are 
as follows (as illustrated by Figure 3.1):
• Parsing o f column shape information and vertical packing o f  data
• Vertical .V-point DCT on each column according to results o f previous step
•  Parsing o f  row shape information and horizontal packing o f data
•  Horizontal A’-point DCT on each row according to results o f  previous step
3.1.1 Vector Shape Parsing
The 8 x 8  alpha block that defines the VO region in the corresponding 8 x 8  texture block must be parsed 
to evaluate the N  values that configure the transform kernels for each o f the row and column transforms. 
Since the shape vector o f a general row or column is 8 pixels wide, there are 2* =  256 permutations 
o f possible shape patterns for shape vectors. This step is not required for the 8 x 8 DCT, but for the 
SA-DCT there are 16 parsings ncccssary (for the 8 columns and 8 rows). Sample parsed N  values are 
shown in Figure 3.1.
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Figure 3.2: Mismatch Between Data Memory Index and Data Transform Index
3.1.2 Data A lignm ent
As well as parsing the N  values for each column and row, it is necessary to identify which data is being 
addressed for transformation. This is challenging from an implementation point o f view since vertical 
and horizontal packing steps are necessary prior to transformation to (as illustrated in Figure 3.1). The 
offset index o f the data in memory may not correspond to its index for transformation as shown in 
Figure 3.1 and more explicitly in Figure 3.2. With the 8 x 8 DCT. all data is by default aligned and no 
packing is required. This alignment is reversed by the SA-IDCT algorithm -  this is dealt with in detail 
in Chapter 4.
3.1 .3  V ariab leN -p o in t ID DCT
The 8 x 8  DCT requires 16 ID 8-point DCT computations if implemented using the row-column ap­
proach. Each ID transformation has a fixed length o f 8, with fixed basis functions (i.e. Equation 2.8a 
with N  =  8). This is amenable to hardware implementation since the data path is fixed and all parame­
ters are constant. The SA-DCT requires up to 16 1D .V-point DCT computations (i.e. Equation 2.8a with
Ar €  {0 .1 .2 ........ 8}). The key points to note are that N  may vary (depending on the particular shape
pattern) and that perhaps not all 16 ID transforms arc necessary (i.e. there is one less ID transform 
required for each case that 1V 0). The fact that N  may vary between 0 and 8 complicates hardware 
implementation since there are now 35 distinct basis functions, whereas the 8 x 8  DCT has only 8 as 
shown in Figure 3.3. Note that .V €  {0,1} are trivial cases. For N  =  1 the single DCT coefficient is 
equal to the single input data sample (a simple data copy), and for N  -  0 no transform is necessary. The 
cosine basis elements in Figure 3.3 are derived from the .V-point ID DCT equation (i.e. Equation 2.8a).
3.1 .4  SA -D C T  C om putational R equirem ents Sum m ary
The advantages o f MPEG-4 object-based compression, which requires the SA-DCT/1DCT, have been 
outlined in Chapter 2. However, compared to the block-based 8 x 8  DCT, the SA-DCT is more com­
putationally demanding since there are additional processing steps necessary. These additional steps
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Figure 3.3: The SA-DCT Basis Functions
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mean that real-time processing is more difficult to achieve As such, there is a valid case for hardware 
acceleration of the SA-DCT tool especially given the relatively reduced performance and computational 
capability of mobile processors Any hardware acceleration solution proposed for the SA-DCT on a 
mobile platform must make power efficiency a primary design feature as well as matching the other re­
quirements for throughput and low silicon area The proposed solution tackles these issues at a high level 
o f abstraction, yielding a low power solution without sacrificing throughput or area, nor does it impact 
on design-time by requiring exotic process technologies or circuit design techniques
3.2 D C T /S A -D C T  H a rd w a r e  S ta te  o f  th e  A r t  Review
This section outlines the algorithmic and architectural approaches to implementing the 8 x 8 DCT and 
in particular the SA-DCT There is a huge amount of literature discussing 8 x 8  DCT implementations -  
this is due to the computational complexity of the algorithm and its importance in various signal process­
ing applications As such, Section 3 2 1 aims to classify DCT implementations by general approach 
Section 3 2 2 discusses SA-DCT specific implementations in detail giving context for the proposed SA- 
DCT architecture outlined subsequently A condensed version of this DCT/SA-DCT implementation 
overview is given in [48]
3 2 1 C lasses o f  D C T  Im plem entation  A pproaches
Due to the computational complexity of the DCT, many fast algorithms have been proposed in the lit­
erature Initially, the focus in the literature was on developing fast algorithms without consideration for 
VLSI implementation The fastest algorithms generally result in complex signal-flow graphs with irreg­
ular routing, complex architectures and numerous I/O pins As a result, most VLSI implementations of 
the DCT in the literature use simpler, more regular, hardware-oriented algorithms This section outlines 
some of the fast algorithm approaches before discussing the hardware-onented approaches (systolic ar­
rays, recursive structures, CORDIC, approximation-based, integer encoding and distributed arithmetic) 
The taxonomy of approaches is summarised in Figure 3 4
There are two broad categones of 2D DCT computation schemes that can be implemented in both 
hardware (architecture) or software (algorithm) These are the direct approach (which operates directly 
on the 2D pixel data) and the so-called row-column approach, which exploits the separability of the 
DCT (see Section 2 2 2) The row-column approach is a two stage process that involves computing a 
ID DCT for each of the columns in the 8 x 8  pixel block, followed by a ID DCT on each of the rows 
of the result Some authors claim that the direct approach is more computationally efficient than the 
row-column approach since the latter is more complicated and requires additional matrix transposition 
architecture to store the intermediate data [139] However, direct implementations generally suffer from 
irregular routing [140] The direct and row-column approaches are very general, and can be implemented 
with any of the strategies listed in Figure 3 4
3 2 11 Fast Algorithm Approaches
The primary goal o f fast DCT algorithms is to minimise the number of arithmetic operations -  especially 
multiplications The early fast DCT algorithms are based around the ideas similar to the Cooley-Tukcy
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Figure 3 4 Taxonomy of DCT Implementation Approaches
FFT algorithms, namely data-reordering and butterfly processing to avoid redundant computation The 
“Chen” algorithm is a common approach for implementing an N  point DCT where N  is a power of 
2 [141] It uses the fact that a unitary matrix can theoretically be factorised into products of relatively 
sparse matrices These matrices are tailored in such a way as to reduce the number of computations This 
algorithm requires 16 multiplications and 26 additions for the 8-point DCT It also has the advantage that 
it uses real arithmetic, which is more hardware efficient compared to complex arithmetic approaches 
that exploit the Discrete Fourier Transform [142] An approach based on the derivation of the FFT is 
proposed by Lee requiring 12 multiplications and 29 additions [143] A similar approach to the Chen 
algorithm is proposed by Loeffler et al whose signal flow graph is based on scale-rotation operators 
[144] This approach needs 11 multiplications and 29 additions and a recent paper has implemented it 
on an FPGA platform [145]
Another approach proposed by Feig exploits the fact that scaling and quantisation follow the DCT in 
a video codec [146] The subsequent scaling means a scalar multiple of the DCT basis functions might do 
instead of a two step DCT and quantisation process, with appropriate compensation incorporated into the 
scaling The algorithm also factorises the DCT basis matrix using the so-called “Winograd construction” 
The Feig algorithm requires 13 multiplications and 29 additions An extremely fast algorithm based 
on similar ideas as the Feig algorithm is the so-called “AAN” algorithm [147], which needs only 5 
multiplications and 29 additions For more details and a broader survey o f fast DCT algorithms, the 
reader is referred to Chapter 14 of [148] and Chapter 4 of [142]
3 2 12  Systolic Approaches
The advantage o f a systolic array approach is that the resulting architecture is very modular, regular and 
easily pipelined Since there is only local communication between processing elements, high speed is 
possible The disadvantage of such an architecture is the relatively large area requirement
A systolic approach using single instruction multiple data (SIMD) techniques is proposed in [149] 
The architecture is based around the “Lee” fast algorithm [143] Pan et al propose a unified systolic
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array architecture capable of computing not only the DCT but also the Discrete Sine Transform (DST) 
and the Discrete Hartley Transform (DHT) [150] Depending on the transform required, each processing 
element is capable of either computing two parallel multiply-accumulate operations, or one multiply- 
accumulate and one multiply-deaccumulate Aggoun et al propose a fully parallel systolic architecture 
with multiply-accumulate processing elements [151] The multiplier has an array architecture and the 
partial products are accumulated using a column compressor tree A recent paper by Cheng et al pro­
poses a systolic array structure for an iV-point DCT with the restriction that N  must be a prime number 
[152] In this paper the DCT is reformulated into two cyclic convolutions implemented as systolic arrays 
Other references proposing systolic array architectures to compute the DCT include [153, 154, 155] 
However, despite their regularity and locality, the high hardware area cost (usually proportional to N 2 
[156]) o f systolic architectures generally make them unsuitable for VLSI implementations on a mobile 
platform
3 2 13  Recursive Approaches
A recursive approach can be used to compute the DCT at varying levels o f granularity At the coefficient 
level, a recursive operation could be executed iteratively to yield a single DCT coefficient However, the 
computation may suffer from round-off noise depending on the bitwidth of the datapath At a higher 
level, recursive structures could be used to generate higher order DCTs from lower order DCTs A 
recursive structure is area efficient and allows programming flexibility This affords the possibility to 
selectively control the amount of coefficients computed and their accuracy to a certain degree This 
could be leveraged by a dynamic power management system to reduce the amount of computation in low 
power mode
Chan et al propose an algorithm that converts a length 2n DCT into n  groups o f equations with 
the group sizes 2n -1 ,2 n -2 , 2° respectively [157] The result is a regular formulation suitable for
implementation using a regular filter structure Although the structure is quite simple, it does require 
more multiplications than some of the fast algorithms Elnaggar et al propose a recursive architecture 
based on the fact that a large 2D DCT can be decomposed exactly into a single parallel stage of four 
smaller 2D DCTs with additional pre and post processing [158] A recent paper by Chen [159] outlines 
a family of recursive processing elements capable of computing an M-dimensional DCT that could be 
used in a 3-D DCT coding scheme as opposed to conventional 2-D DCT with motion compensation The 
structures exploit the symmetrical properties of the DCT basis functions to reduce recursion iterations
3 2 1 4  CORDIC Approaches
Another class of approaches to implementing the DCT is based on the Coordinate Rotation Digital 
Computer (CORDIC) algorithm [160] CORDIC is an iterative algorithm for calculating trigonometric 
functions including sine, cosine, magnitude and phase It is particularly suited to hardware implemen­
tations because it does not require any multiplies CORDIC is based upon the concept o f rotating the 
phase of a complex number by multiplying it by a succession of constant values If  the multipliers are 
powers of 2 they can be done using just shifts and adds, no actual multiplier is needed
A DCT architecture that makes use of CORDIC rotators is proposed by Jeong et al [161] The 
architecture exploits the fact that image data is highly correlated so local differences will have small
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values If these values are small, some of the CORDIC iterations may be skipped, avoiding power 
wastage Another recent CORDIC approach is by Hsiao et al [162] The architecture for the DCT 
is derived from a decomposition of the DFT and uses butterfly operators and rotators as processing 
elements
3 2 1 5  Approximation Approaches
Some recent approaches are designed for low power by using specific low power architectural techniques 
and algorithm approximation In [163], Chnstopoulos et al propose an approach that exploits the fact 
that the most useful information about image data is kept in the low-frequency DCT coefficients Only the 
low-frequency DCT coefficients are computed by using a so-called ‘pruning’ algorithm The algorithm is 
used for the computation of Nq x  Nq coefficients, which are a subset o f the possible N  x  N  coefficients 
with the restriction that N  and Nq are powers of two This results in computational savings, and the 
recursive nature of the algorithm allows the computation o f the DCT coefficients in zig-zag order saving 
the entropy encoder this task The authors claim that the algorithm is suitable for high-speed, limited 
memory applications
Another hardware-oriented pruning scheme is proposed in [164] which investigates the quantisation 
parameters and the last non-zero DCT coefficient after quantisation This information is used to adap­
tively make the decision of calculating all 8 x 8 DCT coefficients or merely a subset o f these This 
is because the magnitudes of the high-frequency DCT coefficients are usually small and tend to go to 
zero after quantisation anyway This paper also proposes a method to approximate the DCT coefficients, 
which leads to further computational savings This is possible since, when the quantisation parameters 
are large, the coefficients will be coarsely quantised Such methods are useful for low bit-rate applica­
tions such as mobile MPEG-4 codecs This work is extended in [165] where a theoretical model for the 
DCT coefficients is proposed which generalises the work in [164]
August et al propose some low power optimisations on a “Chen” datapath 8 x 8  DCT [166] 
One technique is skipping macroblocks that have small magnitude data after motion compensation This 
decision is based on a simple function of the quantisation parameter and the sum of absolute differences 
computed by the motion estimator A similar approximation approach that incorporates the data-driven 
architectural ideas by Xanthopoulos [124] is proposed by Lin et al [167]
3 2 1 6  Algebraic Integer Encoding
Algebraic integer encoding is an interesting approach that expresses each DCT cosine scale factor as 
an integer polynomial o f a base cosine [168, 169, 170] The underlying mathematics is too involved 
for a full treatment here, but a detailed explanation can be found in [171] The advantages of algebraic 
integer encoding are its low complexity and high precision The internal datapath precision only grows 
maximally to 13 bits, and this is considerably less than the typical 22 bits o f conventional approaches 
The inherent description of the integer encoding scheme is such that it is easily mappable to a distributed 
arithmetic structure Distributed arithmetic structures are discussed in detail in Section 3 2 17, and their 
primary advantage is that power consumptive multipliers are not required
There is currently a call for proposals on a fixed-point 8 x 8  IDCT and DCT standard for use in the 
MPEG video coding standards [172], hence approaches such as algebraic integer encoding should come
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to prominence in the near future The broad goal o f this activity is to come up with a low computational 
complexity transform scheme that can achieve acceptable performance as well as eliminating the IDCT 
mismatch problem and drift between encoders and decoders [173] This mismatch problem is discussed 
in greater depth in Chapter 4 in the context o f IDCT implementations
3 2 1 7  Distributed Arithmetic Approaches
Although the DCT is an extremely complex operation, it is essentially a collection of dot products, each 
involving multiply-accumulate operations Therefore, any algorithm or architecture that implements the 
DCT should focus on reducing this computation -  particularly the multiplications This is especially true 
for low power hardware solutions One architecture technique that has evolved is Distnbuted Arithmetic 
(DA), which is a bit-senal operation that computes the dot product o f two vectors, one of which is a 
constant (the DCT basis vectors m this case) m parallel The advantage of DA is its efficiency and 
the fact that no multiplications are necessary A more detailed explanation of the theory behind DA is 
provided m this section as it is the technology underpinning of the SA-DCT and SA-IDCT architectures 
proposed in this thesis It is also the foundation of the proposed EDA algorithm for constant matrix 
multiplication circuit design proposed in Chapter 5
DA is widely acknowledged to be extremely efficient at computing a dot product calculation when 
one of the vectors contains constants The paper by White is a seminal paper in this area where the 
theory is explained in detail along with possible architecture optimisations [174] A frequently argued 
disadvantage is apparent slowness because of its bit-serial nature However in his paper, White discusses 
techniques such as offset-binary coding, bit-painng and word partitioning to speed up the computation 
and claims that DA is at its most efficient when the number of input lines is equal to the number of clock 
cycles required to load the data Essentially this means balancing the area of the circuit (a consequence 
of the number of parallel input lines) with the circuit latency (the clock cycles required to compute the 
dot product) DA implementations of dot product circuits where one of the vectors is constant have 
been shown to have attractive power consumption properties [124] There are two broad approaches to 
implementing a DA computation unit -  ROM-based and adder-based, both of which are introduced here 
The SA-DCT/IDCT architectures proposed m this thesis adopt the adder-based approach since it requires 
no ROM lookups and is more scalable, as explained in the following sections
ROM-Based DA Consider Equation 3 1 which shows a single dot product o f vanable data vector x  
with a vector of constants A (u )
N - 1
X (U) = A (U)kx k (3 1)
k=0
Assume that each data vector element is a ( |P  +  1 — Q|)-bit twos complement binary number (P  is 
MSB index, Q is LSB index) and so can be represented as shown in Equation 3 2 where G  {0,1} is 
the ith bit o f data vector element xk  To be clear, ¿¿(q) i s  the least significant bit (LSB) o f x^  and bk^  
is the sign bit (also the MSB)
p - 1
Xk =  ~ h ( P ) 2 P +  ( 3 2 )
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Substituting Equation 3 2 into Equation 3 1 yields
N - l P - 1
X(u) =  £ > ( « ) *  ~bk{P)2p +  £  6*(t)2* (3 3)
A T - l  N - l  P - l
X(u) = w 2' (3 4)
fc=0 A:=0 i=Q
N -i p - i  n v - i
X (u ) =  -  £  A(u)kbk{P)2p +  £  2' (3 5)
'V
z
The rearrangement of the summation to arrive at Equation 3 5 is the key step in deriving the ROM-based 
DA computation Consider the bracketed term Z  in Equation 3 5 Since £>*(,) E {0,1}, Z  has only 2N 
possible values The set of possible values Z  can take can be precomputed, since vector is constant, 
and stored in a ROM of size 2N
The corresponding bits from each o f the N  data vector elements x & are fed serially to an address 
generation unit (i e \P  +  1 — Q\ iterations) At each senal iteration z, the corresponding N  bits 
(&0(0>&i(i)> 5&jv-i(*)) are aggregated to form a ROM address to access one of the 2N possible Z
values The architecture is referred to as distributed because the binary bit values of x^  are distributed 
across \P  +  1 -  Q | weights The value of |P  + 1  — Q\ is generally termed as the DA precision The ROM 
value for each weight then needs to be scaled and accumulated as described in Equation 3 5 Each weight 
is scaled by a power of 2 so the entire process can be achieved using successive shifts and accumulations 
Special care is needed with the first term of Equation 3 5 (the sign bit 1 e when i =  P )  to ensure that 
the accumulator subtracts the weight from the partial sum After |P  +  1 — Q\ cycles, the final value of 
X  (it) is present in the result register A sample ROM-based DA architecture with P  — 5 ,Q  =  0,iV =  4 
is shown in Figure 3 5 The benefit associated with this approach is that no multiplications are required 
to implement the dot product -  only additions are required A recent proposal for a low-power FIR filter 
architecture uses ROM-based DA coupled with unsigned LUT data to reduce net switching [175]
In terms of ROM-based DA DCT architectures, [176] is based on the “Chen” algorithm, and to 
improve latency two 16-word ROMs are used with a Wallace column compressor accumulator Paek 
et al use the row-column decomposition scheme based on the “Chen” and “Lee” algorithms and the 
architecture is capable of both DCT/IDCT with ROM-based DA [177] ICarathanasis claims that most of 
the traditional ROM-based DA DCT implementations have large ROM requirements, and the algorithm 
proposed uses offset binary coding to alleviate this drawback [178] Offset binary encoding effectively 
reformulates Equation 3 2 to enable ROM compression -  further details on this scheme are available in 
[174] Scopa et al present a low power architecture for the 2D DCT [179] It exploits the fact that 
coefficients will be subsequently quantised by adapting the precision of the calculations to the minimum 
required Sub-systems are turned off when not necessary for the current computation thus saving power 
The approach uses ROM-based DA with extensive use of pipelining to improve latency Snmvasan et 
al employ a recursive structure (similar to the family of approaches described in Section 3 2 1 3), but 
use ROM-based DA to implement the constant multipliers Hence, the regular compact properties of 
the recursive structure are combined with the power efficient properties o f ROM-based DA A similar
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approach is used in [180], where arithmetic units are turned off whenever possible The linear array 
architecture used is fully pipelineable and easily scalable Xanthopoulos et al concentrate on low 
power optimisations for a ROM-based DA architecture [124] Firstly, they exploit local pixel correlation 
by reducing computation dynamic range that leads to switching activity reduction (MSB Rejection) 
Secondly, they use precision reduction for computation related to perceptually insignificant data (Row- 
Column Classification) The architecture implements a row-column DA version of the “Chen” algorithm, 
enhanced with these activity-reduction methods An area efficient architecture that uses ROM-based DA 
is proposed in [181], where a single ID DCT/IDCT module is used to evaluate the 2-D DCT/IDCT In 
essence, the module is used four times for each transform/reconstruction earned out in the codec, and is 
based on the row-column technique Further approaches that adopt ROM-based DA DCT architectures 
can be found in [182, 183, 184, 185, 186, 187, 188, 167]
Adder-Based DA With adder-based DA the values in the vector of constants are distributed as opposed 
to the data vector, as was the case with ROM-based DA The bits o f the constant vector elements are 
distributed, as shown m Equation 3 6, over successive stages of adders, which combine elements of the 
input vector x  to form weighted values These weights are then shift-accumulated together to form the 
result
p - 1
A (u )k =  - b k(P)2P +  £  bk(t)2' (3 6)
i= Q
Combining Equation 3 1 and Equation 3 6 results in Equation 3 9 (see Equations 3 7 and 3 8) Note that 
weight W(p) (corresponding to the sign weight P )  needs to be 2’s complemented (change sign) since 
it is derived from the sign bits and has a negative weight Since b ^ )  G {0,1}, each weight has 
only 2 ^  possible values and is a linear additive combination of input variable vector x  An element of x  
(namely x &) is included in the linear addition forming if bk^  =  1, where k =  0,1, N  1 To 
generate the final coefficient X (u ) ,  all \P  +  1 — Q\ weights need to be scaled appropriately (i e shifted) 
and accumulated together
X (u )  =
X (u )  =
X 0
XN-1
---
---
---
---
---
1
to 
|
I 
“0
 1 T
b0(P)
bo(P-i)
2Q+1
2q
b0(Q+l) 
- b0(Q)
' —2P ‘
T
W (P)
W ( P _ i )
2Q+1 
2  Q
W W )
^ w )  J
bN_■1(P)
bN- l(Q)
A  (u)d
(3 7)
X q
X I
X N- 2
XN-1
(3 8)
(3 9)
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Figure 3 6 Conceptual NED A Architecture
Again no multipliers are required, and adder-based DA has the extra bonus of requiring no ROM-lookups 
This is particularly important if N  is large or if the DA precision |P  +  1 — Q| is large [133] It has been 
shown that if implementing the DCT, an adder-based DA architecture requires less silicon area compared 
to ROM-based DA architecture [189] Adder-based DA is more promising in terms of hardware re­
use because the adder inputs can be easily reconfigured as demonstrated with the SA-DCT architecture 
presented in Section 3 4 Shams et al refer to adder-based DA as NEw Distributed Arithmetic (NEDA) 
and this acronym will be used in the remainder of this thesis [133] A conceptual NEDA architecture is 
shown in Figure 3 6 NEDA based architectures offer the possibility of optimisation in the sense that the 
number of adders required to compute a dot product depends on
•  The length of the dot product N
•  The precision \P  +  1 — Q\ o f the constant vector elements A (u)k
•  The binary (or otherwise) representation of -A(u)fc
The impact o f these parameters is discussed in greater detail m Chapter 5, Section 5 3 3
NEDA DCT architectures have become popular recently, and Chang et al propose a fast direct 
2D algorithm with NEDA and common sub-expression sharing to reduce hardware cost and increase
throughput [139] It claims to combine a flexible programmable processor style approach with efficient
dedicated hardware units Generally, direct DCT algorithms (as described in the introduction of Sec­
tion 3 2 1) require several stages of butterfly additions making routing difficult for parallel hardware 
implementations Chang et al claim to overcome this by using a programmable processor style ap­
proach at the cost o f longer computation latency Another proposal based on the “Chen” algorithm uses 
NEDA with radix-2 multi-bit coding to minimise resource usage [190] It also uses symmetric transpose 
memory to improve latency Another NEDA architecture that computes DCT coefficients in parallel for 
high throughput is proposed by Shams et al [133] The adder network required for each coefficient 
is derived using common sub-expression sharing and 35 adders are required in total to generate the DA 
weights in Equation 3 9 Gundimada et al extend this idea by employing the “Chen” fast algorithm 
which reduced the number of weight adders to 26 [191] The work by Shams has been developed fur­
ther by A lam et al who have proposed a time-multiplexed NEDA datapath (1 e a serial computation 
scheme) to increase resource usage while maintaining low bandwidth senal I/O [192, 193] This archi­
tecture uses 12 time-multiplexed adders to generate the DA weights A similar approach based on the 
time-multiplexed idea is proposed by Guo et al [194] They exploit canonic signed digit representations 
of the basis functions and their weight generation logic only requires 10 adders It should be noted that 
time-multiplexed architectures such as these achieve lower area at the expense of lower throughput
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3 2 18 Future Evolution of DCT Hardware Cores
As mobile implementations of MPEG-4 become more commonplace, research attention will focus more 
centrally on low power hardware acceleration cores The DCT/IDCT tool is one of the most compu­
tationally intensive tools m the MPEG-4 toolbox and power efficient algorithms and architectures are 
becoming increasingly important To include full object-based processing, architectures will need to 
incorporate the regular block-based DCT with a shape adaptive DCT for VO boundaries Some of the 
fastest algorithms that appear in the literature are not getting much attention because they translate to 
very complex hardware layouts Future DCT/IDCT hardware tools for mobile MPEG-4 will probably 
use simpler but slower (1 e more senal) algorithms that have a regular and power efficient architecture 
Some current low power techniques exploit the mathematical properties o f the DCT/IDCT such as DCT 
pruning algorithms, low energy macroblock skippmg and truncated multiplication Other techniques 
exploit the fact that the DCT/IDCT are essentially a large multiply-accumulate operation and use dis­
tributed arithmetic as an alternative to power consumptive multiplications There are also some general 
low-level techniques that can be used such as clock gating, low-transition data paths and voltage scaling 
[166]
3 2 2 SA -D C T Specific A pproaches
The SA-DCT is a column-row process and cannot be easily implemented directly as a 2D equation given 
the large number of possible 8 x 8  shape configurations The primary computation engines required to 
implement the SA-DCT are a variable iV-point 1D DCT processor, an alpha shape parser (for the packing 
steps) and a memory scheme to store the intermediate coefficients after the vertical transform The 
dynamic nature of the SA-DCT processing steps pose significant VLSI implementation challenges and 
many of the previously proposed approaches use area and power consumptive multipliers to implement 
the N-point 1D DCT Most also ignore the subtleties o f the packing steps and manipulation of the shape 
information
Gause et al [195, 196] have proposed two FPGA-specific architectures for the SA-DCT Because 
shape adaptive algorithms are less regular and predictable compared to the classic DCT, Gause et al 
propose reconfigurable architectures, one using “static reconfiguration” and the other using “dynamic 
reconfiguration” of the FPGA fabric They implement the SA-DCT packing stages using a shift register 
controlled by the incoming shape information This approach induces needless register switching that 
can be avoided using a simple addressing scheme as proposed in Section 3 5 1 The static design has 8 
parallel N-point ID DCT processors implemented using ROM-based DA, although no details are given 
about the precision of the cosines or indeed the style o f ROM used The dynamic design re-programs the 
FPGA fabric with a dedicated N -point processor for a particular N  according to the dynamic value of N  
(determined by the shape), although the authors admit that the time overhead involved in reprogramming 
the FPGA on the fly is not worth the effort [196]
Le et al have proposed two SA-DCT architectures -  a recursive structure (Figure 3 7) and a feed­
forward structure (Figure 3 8) [197,198,199,200] The former employs a bank of second order HR filters 
(16 multipliers and 24 adders in total) but suffers from numerical instability due to bitwidth growth, as 
well as using area inefficient multipliers The latter exploits a factorised SA-DCT equation implemented 
by multiplexed datapath with adders and multipliers with improved numerical accuracy The authors
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Figure 3 7 Recursive Architecture (Le et al [197]) Figure 3 8 Feed-Forward Architecture (Le et a l )
favour the feed-forward architecture and as is clear from Figure 3 8, this has a hardware cost o f 11 
adders and 5 multipliers, with a cycle latency o f N  +  2 for an iV-point transform However, neither of the 
architectures address the horizontal packing required to identify the lengths of the horizontal transforms 
and have the area and power disadvantage o f using expensive hardware multipliers
Tseng et al propose a reconfigurable pipeline that is dynamically configured according to the shape 
information [201] The architecture (as shown in Figure 3 9) is hampered by the fact that the entire 8 x 
8 shape information must be parsed to configure the datapath “contexts” prior to texture processing The 
paper does not describe the architecture in detail, but it seems that the SA-DCT data packing steps are 
computed using explicit shifts which would cause needless power consumption and add extra processing 
latency Furthermore, there is no breakdown on adder and multiplier requirement and no cycle latency 
figure is provided
Chen et al developed a programmable datapath that avoids multipliers by using canonic signed 
digit (CSD) adder-based distributed arithmetic [202, 109] The datapath is the structure on the right in 
Figure 3 10 The datapath functionality can be described by the equation bus = R a ±  Rb »  s where 
bus denotes the output o f the datapath and »  s means right shift by s-bits The hardware cost o f the 
datapath is 3100 gates requiring only a single adder, which is re-used recursively when computing the 
multiply-accumulates This small area is traded off against cycle latency -  119 cycles in the worst case 
scenario The architecture is energy-aware in the sense that the data word length precision can be con­
figured by a supervising dynamic power manager Although it has good area properties it approximates 
odd length DCTs by padding to the next highest even DCT, and also does not address the SA-DCT hori­
zontal packing requirement The authors do not comment on the perceptual performance degradation or 
otherwise caused by approximating odd length DCTs with even DCTs
Lee et al considered the packing functionality requirement and developed a resource shared data­
path using adders and multipliers coupled with an auto-aligning transpose memory (Figure 3 11) [203] 
As is clear from Figure 3 11, the datapath is implemented using 4 multipliers and 11 adders The worst 
case computation cycle latency is 11 clock cycles The transpose memory in Figure 3 11 is used to store 
the intermediate coefficients computed by the vertical transformations prior to horizontal transformation 
The horizontal packing step is inherent in the addressing scheme and is similar to the independently 
conceived scheme proposed in Section 3 5 2 Essentially, the transpose memory is partitioned into eight
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Figure 3.11: Auto-Aligning Architecture (Lee et. al.) (203]
rows. Using eight address pointers for these rows rou:.p tr(k)  where 0 <  k  <  7. coefficient k  from each 
column is stored in location ro w j) tr (k )  and then rou '-p tr(k) is incremented by one. As such, the data 
is horizontally aligned immediately after the vertical transforms are complete. This is the most advanced 
implementation, but the critical path caused by the multipliers in this architccrurc limits the maximum 
operating frequency and has negative power consumption consequences.
The SA-DCT architecture proposed in this thesis (Sections 3.4 and 3.5) tackles these issues by em­
ploying a reconfiguring adder-only based distributed arithmetic structure. It is estimated that an m-bit 
Booth multiplier costs approximately 18-20 times the area o f an m-bit ripple carry adder [109]. In terms 
o f  power consumption, the ratio o f  multiplier power versus adder power is not the same as the area ratio 
since the transition probabilities for the individual nodes are different for both circuits. To get an estimate 
o f  the power cost o f multipliers versus adders, a 16 x 16 radix-4 Booth multiplier and a 16-bit ripple 
carry adder were implemented in Vcrilog. Using 1000 random test vectors, gate-level power analysis was 
carried out according to the steps outlined in Section 2.3.2.4. The results show that in the 16-bit case, 
the multiplier is approximately 12 times more power consumptive compared to the adder. It is primarily 
for this reason that the SA-DCT architecture proposed in this thesis is implemented with adders only. 
As discussed in Section 3.6, the author believes that compared to the prior art, the architecture proposed 
in this thesis offers a better trade-off between speed, area and power. The proposed datapath serially
computes each coefficient k  (k  -  0  N  -  1) o f an A’-point ID DCT by reconfiguring the datapath
based on the value o f  k  and A'. Local clock gating is employed based on k  and N  to ensure that redun­
dant switching is avoided for power efficiency. A transpose memory (TRAM) has been designed whose 
surrounding control logic ensures that the SA-DCT horizontal packing is computed efficiently without 
needless switching or shifting and does not delay the commencement o f the horizontal transformation 
process.
3.3 Design M ethodology
As outlined in Chapter 2, the best opportunity for power savings when designing a hardware accelerator 
is at the system and algorithmic level since there are wider degrees o f design freedom. The design tech­
niques adopted when implementing the proposed SA-DCT accelerator may be summarised as follows:
•  An “algorithm washing” methodology is adopted that involves translating the behavioural specifi­
cation o f  the SA-DCT algorithm into a hardware-oriented concurrent system with task scheduling, 
timing and communication (25). This step serves to illuminate task concurrency, memory transfer 
requirements and the tasks required in mapping o f  the algorithm into discrete hardware processing
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units.
•  The behaviour o f the hardware system should reduce the complexity o f the required processing 
wherever possible on the basis that if  there are fewer operations to be carried out, there will be 
less switching and hence less energy dissipation (37). This can be achieved by avoiding needless 
computation and via early task termination.
•  A balance should be struck between a fully parallel architecture and a time-multiplexed resource 
sharing architecture according to design constraints. Parallel processing enables quicker task com­
putation but requires more silicon area. Time-multiplexing and re-use o f hardware resources keeps 
circuit area low but increases computation latency.
•  Implementation o f algorithm tasks with power efficient hardware structures (e.g. implementation 
o f  DCT multiply-accumulate operations using adder-based DA).
The properties o f the proposed SA-DCT architecture may be summarised as follows:
•  Even/odd decomposition o f SA-DCT basis matrices to reduce computational complexity (Sec­
tion 3.4.1).
•  Reconfiguring adder-based DA implementation o f  a variable AT-point DCT processor avoiding 
power consumptive hardware multipliers (Section 3.4.2 & 3.4.3).
•  Efficient addressing scheme avoiding explicit shifting to identify columa'row lengths and associ­
ated data (Section 3.5).
•  General low power properties such as a pipelined/interleaved datapath and local clock gating con­
trolled by the processing load requirements.
3.4 SA -D C T  D a ta p a th  A rch itec tu re
The top-level SA-DCT architecture is shown in Figure 3.12, comprising o f the TRAM and datapath with 
their associated control logic. For all modules, local clock gating is employed based on the nature of 
the data to be processed (i.e. row/column length and coefficient index) to avoid wasted power. The 
addressing control logic (ACL) reads the 8 x 8  pixel and shape information in a vertical raster fashion 
(as in Figure 3.13) into a set of interleaved pixel vector buffers that store the pixel data and evaluate N  
with minimal switching avoiding explicit vertical packing. When loaded, a vector is then passed to the 
variable A'-point ID DCT module, which computes all .V coefficients serially starting with F [N  -  1 
down to F[0]. This is achieved using even/odd decomposition, followed by adder-based distributed 
arithmetic using a multiplexed weight generation module (MWGM) and a partial product summation 
tree (PPST). The TRAM has a 64 word capacity, and when storing data, the index k  is manipulated to 
store the value at address 8 x k + N J iorz[k]. Following this, N J io r z [k  is incremented by 1. In this 
way. when an entire block has been vertically transformed, the TRAM has the resultant data stored in a 
horizontally packed manner with the horizontal A' values ready immediately without shifting. The ACL 
addresses the I'RAM to read the appropriate row data and the datapath i.*> rc-u>cd to computc the final 
SA-DCT coefficients that arc routed to the module output.
8 6
Figure 3.12: Top-Level SA-DCT Architecture
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A serial coefficient computation scheme was chosen because it facilitates simpler parsing of shape 
information and hence simpler data in interpretation and addressing Also, the area of the serial datapath 
is smaller compared to a parallel scheme although the processing latency increases slightly The reason 
for only a slight increase is due to the way the SA-DCT packing stages have been incorporated into the 
architecture Architectural variations are discussed in more detail in Section 3 7
3 4 1 E ven-O dd D ecom position
Even-odd decomposition exploits the inherent symmetries in the SA-DCT cosine basis functions to re­
duce the complexity of the subsequent MWGM computation Referring to Figure 3 3, it is clear that the 
rows of each of the iV-point DCT basis functions exhibit either symmetry (for even k ) or anti-symmetry 
(for odd k ) This can be exploited to reduce the amount o f computation required For example, con­
sider the 8-point DCT according to Equation 2 8a re-formulated as a matrix multiplication as shown in 
Equation 3 10 (with basis elements as labelled Figure 3 3)
F (0) ' ao CLQ ao ao ao ao ao ao " / ( 0) ■
F ( l) a i O3 a5 «7 - a 7 —as - a 3 ~ a i / ( I )
F (  2) 0-2 CLq —clq - a 2 -0*2 —ag 02 / ( 2)
F (  3) «3 - a 7 ~ a \ — a5 a i a? /(3 )
F (  4) ao —ao —ao a0 ao —ao —ao ao /(4 )
F (  5) as ~ a \ a7 G>d - a j —a7 a i ~&5 /(5 )
F (  6) CLQ ~ a 2 - a t —db CL2 —a 2 06 m
1
k,
. a? —as ¿3 - a \ a i - a 3 a 5 - 0 7 m
Direct implementation of Equation 3 10 requires 64 multiplications and 56 additions However, the 
symmetry and anti-symmetry inherent in the basis matrix in Equation 3 10 means it can be factorised 
into two smaller matrix multiplications (Equations 3 11a and 3 11b)
" F (0) '
F(2)
F (  4)
F ( 6)
' m '
F (3)
F (  5)
_ F (7) _
A direct implementation of the factorised equations requires only 32 multiplications and 32 additions 
This technique is referred to as even-odd decomposition (EOD), and can be applied to all ./V-point DCT 
basis matrices shown in Figure 3 3 The appropriate decomposition of the iV-point data vector obviously 
depends on N  and whether the coefficient k being computed is even or odd These decompositions are 
summarised in Table 3 1 where X  signifies a “don’t care” value In this context, a don’t care value for a
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a i 03 a 5 07
03 - 0 7 - 0 1 — as
a 5 - a i 07 03
a 7 - a 5 03 ~ o \
m  -  / ( 7 )
/ ( l )  -  / (6 )
m - m
/(3 )  -  / (4 )
d( 0)
— A 0dd
d( 1)
d( 2)
d( 3)
(3 11b)
ao ao ao a0
02 Oq -0 6 ~ a 2
ao - a o -a o OQ
a6 - a o 02 — 06
m+m
/ U )  +  / (6)  
/(2 )  +  /(5 )  
/(3 )  +  / (4 )
‘  * ( 0 )  "
—  A . e v e n
* ( i )
* ( 2 )
1 s
 
1 _
__
_
(3 11a)
t
Table 3 1 SA-DCT N-point Data Decomposition
N  =  8
I'­ll£ 2 11 05 II
m =  / ( 0) + / ( 7)
s ( l )  =  / ( l )  +  / ( 6 )  
s ( 2 )  =  / ( 2 )  +  / ( 5 )  
s ( 3 )  =  /  ( 3 )  +  /  ( 4 )  
<¿(0) =  / ( 0 )  -  / ( 7 )
<J(1) = / ( I )  - / ( 6 )d(2)  =  / ( 2 )  -  / ( 5 )  
d(3 )  =  / ( 3 )  -  / ( 4 )
8 ( 0 )  =  / ( 0 )  +  / ( 6 )  
a ( l )  =  / ( l )  +  / ( 5 )  
s ( 2 )  =  / ( 2 )  +  / ( 4 )  
s ( 3 )  =  / ( 3 )
<¿(0) =  / ( 0 )  -  / ( 6 )  d( 1 )  =  / ( l )  -  / ( 5 )  d(2)  =  / ( 2 )  -  / ( 4 )  d( 3 )  =  X
5 ( 0 )  =  /  ( 0 )  +  / ( 5 )
* ( l )  =  / ( l )  +  / ( 4 )
s ( 2 )  =  / ( 2 )  +  / ( 3 )  
5 ( 3 )  =  X
<*(0) =  / ( 0 )  -  / ( 5 )  d( 1 )  =  / ( l )  -  / ( 4 )  
d ( 2 )  =  / ( 2 )  -  / ( 3 )  d( 3 )  =  X
5 ( 0 )  =  /  ( 0 )  +  / ( 4 )
* ( l )  =  / ( l )  +  / ( 3 )
5 ( 2 )  =  / ( 2 )
5 ( 2 )  =  X
d ( 0 )  =  / ( 0 ) - / ( 4 )  
d ( l )  =  / ( l ) - / ( 3 )  d{ 2 )  =  X  d( 2 )  =  X
II£ N  =  3 N  =  2 N  =  1
s ( 0 )  =  / ( 0 )  +  / ( 3 )  
s ( l )  =  / ( l )  +  / ( 2 )  
s ( 2 )  =  X  
5 ( 3 )  =  X
<2(0) =  m - / ( 3 )  d( 1 )  =  / ( l )  -  / ( 2 )d( 2 )  =  X d( 3 )  =  X
® (0) =  / ( 0 )  +  / ( 2 )  
S ( l )  = / ( l )  
s  ( 2 )  =  X s( 3 )  =  Xd(0 )  =  / ( 0 )  -  / ( 2 )  d(1)  =  Xd( 2 )  =  X d(3 )  =  X
5 ( 0 )  =  / ( 0 )  +  / ( l )  
5 ( 1 )  =  X  
s ( 2 )  =  X  
s ( 3 )  =  X  
d( 0 )  =  / ( 0 )
¿ ( 1 )  =  / ( I )d( 2 )  =  X  d( 3 )  =  X
s ( 0 )  =  / ( 0 )  
5( 1 ) =  X  
5( 2)  =  X  
5( 2)  =  X  
d (  0 )  =  X  d( 1 )  =  X  d(2) = X d(2)  =  X
register (one of s(0) , s(3), d(0), (d(3)) indicates that the register is not needed for that particular
JV-point transform All 8 registers in Figure 3 14 are required for the N  =  8 ID DCT, but if N  <  8, the 
registers with “don’t care” values can be clock gated The EOD module (Figure 3 14) decomposes the 
input vector and re-uses the same adders for both even and odd k This adder re-use requires MUXs but 
the savings m terms of adders offsets this and results in an overall area improvement with only a slight 
increase in critical path delay Register clocking of s and d is controlled so that switching only occurs 
when necessary For example, when computing coefficient k =  0 when TV =  4, only registers s(0) and 
5(1) are clocked since the other data is irrelevant and ignored by the subsequent DA circuitry anyway It 
is clear that register data is only switched when necessary to save needless power consumption
3 4 2 R econfiguring A dder-B ased D istributed A rithm etic D ot Product
The dot product o f the data vector (decomposed by the EOD module) with the appropnate TV-point DCT 
basis vector yielding SA-DCT coefficient k is computed using a reconfiguring adder-based distributed 
arithmetic structure (the MWGM in Figure 3 15) followed by a PPST (see Section 3 4 3) Multipliers 
are avoided since they are expensive if system power and area is constrained, particularly if single cycle 
multipliers are employed In our case, in order to use only adders in a serial computation scheme, the ap­
proach comes at a cost o f additional multiplexing logic, but as evidenced by the synthesis results, overall 
gains are achieved (see Section 3 6) Using dedicated units for different { k , N }  combinations (where 
at most only one will be active at any instant) is avoided by employing a reconfiguring multiplexing 
structure based on {fc, JV} that re-uses single resources
Experimental results using the proposed approach have shown that for a range of video test se­
quences, 13 distributed binary weights are needed to adequately satisfy reconstructed image quality 
requirements [204] This effectively means that the constant cosine scale factors are implemented using
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Figure 3.14: Even-Odd Decomposition (EOD) Architecture
13 bit fixed-point precision. The details o f these experiments arc outlined in Section 3.6.1. The adder 
requirement (11 in total) for the 13-weight MWGM has been derived using a recursive iterative matching 
algorithm [40], This algorithm uses common sub-expression elimination to exploit data re-use potential. 
However, the author is currently researching an approach investigating other signed-digit representations 
o f  the cosine basis functions (not restricted to two’s complement or canonic signed digit) and the effects 
on the inferred adder-MUX structure in terms o f  area, speed and power. This problem is discussed in 
greater depth in Chapter 5.
ITie datapath o f  the MWGM is configured to compute the distributed weights (see Equation 3.9) 
for .V-point DCT coefficient k  using the 6-bit vector {k , N }  as shown in Figure 3.15. Even though 
0 <  N  < 8, the case o f .V I) is redundant so the range 1 <  N  <  8 can be represented using three 
bits (range 0 <  k  < N  -  1 also requires three bits). Even though the select signal is 6 bits wide only 36 
cases are valid (of the 2° =  64 possible) since the 28 cases where k  > N  do not make sense so the MUX 
logic complexity is reduccd, sincc only 36:1 MUXs are needed. In addition, for each o f the weights 
there is a certain degree o f equivalence between subsets o f the 36 valid cases which again decreases the 
MUX complexity. To illustrate this concept, consider the simple 4:1 MUX as shown in Figure 3.16, 
where the inputs D  are analogous to the data values for the weights in the proposed MWGM. If Dq is 
always zero, by Boolean algebra the bottom AND gate in Figure 3.16 is not needed so can be optimised 
away. If Do =  D$, then by Boolean algebra the logic for the top two AND gates in Figure 3.16 can be 
simplified to a single two input AND gate as shown in Figure 3.17. The optimisations in Figure 3.17 
are quite simple, but can be widely applied to each o f the 36:1 MUXs in Figure 3.15. Signal even /odd  
(equivalent to the LSB o f k) selects the even or odd decomposed data vector and the sclcctcd vector 
(signals x0. xl, x2. and x3 in Figure 3.15) drive the 11 adders. Based on {k, N},  the MUXs select the 
appropriate value for each o f the 13 weights There are 16 possible values (zero and signals xO. xl. x2.
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Figure 3 15 Multiplexed Weight Generation Module (MWGM) Architecture
x3 xOl x23 x02 x03 x !2  x l3  x01x23 x0 lx2  x01x3 x02x3 xl2x3  in Figure 3 15) although each 
weight only chooses from a subset o f these possibilities as illustrated in Table 3 2 The weights are then 
combined by the PPST to produce coefficient F( k )  as described in Section 3 4 3
As is clear from Figure 3 15, the primary adders are all six possible two input addition combinations 
of the selected 4-point vector (e g xOl =  zO +  a:l) The secondary two-input adders combine a subset 
o f the possible primary adder sums with elements of the selected vector (e g z01x2 =  xOl +  x2) 
Note that one of the secondary adders x01a;23 combines primary adder sums zOl and x23 together 
representing the summation of the entire selected vector xO 4- x l  + x2  +  x3  The important point to note 
is that not all possible additive combinations of the selected vector {xO x l  x2 x3} are used to form the 
weights forming SA-DCT coefficients for all allowed {A;, TV} It is possible that this adder count of 11 
can be reduced depending on the representation of the cosine basis functions and this is presently being 
investigated
Again, power consumption issues have been considered by providing a valid  signal that permits 
the data in the weight registers to only switch when the control logic flags that this is necessary The 
logic paths have been balanced in the implementation in the sense that the delay paths from each of the 
MWGM input ports to the data input o f the weight registers are as similar as possible This has been 
achieved by designing the adders and multiplexers in a tree structure as shown m Figure 3 15, reducing 
the probability of net glitching when new data is presented at the input ports
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Figure 3.16: Simple 4:1 MUX
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Figure 3.17: Data Optimised 4:1 MUX
Table 3.2: Total Number o f Unique Possibilities for Each Distri buted SA-DC Weight
U'o w  X w  3 H 4 vv - W 6 M T 11' 8 u , IV io » 11
» l  n lq u r  
S e le c t io n  i
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3.4 .3  Partial Product Sum m ation Tree
The use o f adder-based distributed arithmetic necessitates a PPST to combinc the weights together to 
form the final coefficient as shown in Figure 3.19. On the left hand side o f  Figure 3.19, the appropriate 
alignment o f  the 13 weights produced by the MWGM requiring summation is illustrated. Equation 3.12 
describes the accumulation o f the weights mathematically.
- 1 2
F ( k )  =  ^  slV ',21 s  =  - 1  w hen  i  =  0 , s  =  1 o therw ise  (3 .12)
¿=0
The PPST architecture is illustrated on the right hand side o f  Figure 3.19. Sincc this multi-operand 
addition is a potentially critical path, a carry-save Wallace tree structure using (3:2) counters and (4;2) 
compressors has been used to postpone carry propagation until the final ripple cany addition [160, 205, 
206]. A general (k  : r) counter, see Figure 3.18, is a combinational logic processing element where r 
represents a binary number corresponding to the number o f I *s at the *-bit input [207]. A general (fc;2) 
compressor, see Figure 3.18. is also a combinational logic processing element, but there arc l,n additional 
inputs and additional outputs (/,„ =  lout). The compressor performs the operation k +  =  s  +
2(c +  limt) [160], A Wallacc tree topology arranges instances o f these processing elements as shown in 
Figure 3.19. To understand why this approach was adopted, consider that if a simple ripplc-carry adder 
tree is used to add p x A--bit numbers, the delay through the network is O (k +  ln(p)) [206], The absolute 
minimum time is 0(\n{kp)), where kp is the number o f bits, and using a carry save tree this minimum is 
achievable since all cany propagation is deferred until a final single ripplc-carry adder, which combines 
the two outputs o f the final compressor (206). The design has been implemented in a modular fashion so
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Figure 3 18 General Counter and Compressor
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Figure 3 19 Partial Product Summation Tree (PPST) Behavioural Architecture
it is straightforward to swap in compressor structures other than the Wallace arrangement, e g Dadda, 
overtumed-stairs tree, balanced tree [160]
The weighted nature of the inputs means that the sign extension can be manipulated to reduce the 
circuit complexity of the high order compressors [160] This manipulation can be illustrated by an ex­
ample Consider a general 6 bit twos complement number S6463626160, where 5 is the sign bit Now 
consider for illustration five of these 6 bit numbers, which represent distributed weights that require ac­
cumulation using a PPST according to Equation 3 12 (with % — 0, , —4 as opposed to 2 =  0, , —12
for ease of illustration) The appropriate alignment of the five weights are illustrated in Figure 3 20, 
where the shaded bits are the necessary sign extension bits The size of the compressor for each column 
is listed underneath each column Using the identity s =  1 — s illustrated in Figure 3 21, the weights 
in Figure 3 20 may be reformulated as shown m Figure 3 22 By pre-adding the ’ 1’ values (since they 
are constant), the PPST inputs look like Figure 3 23 It is clear that the required size of the leading bit 
compressors are reduced Another useful identity is s +  1 =  {5, 5} (see Figure 3 24) This identity can 
be applied to W - 4 to reduce the height o f the (6,2) compressor m Figure 3 23 to a (5,2) compressor, as 
illustrated in Figure 3 25 This means increasing the size of the left adjacent compressor form (4,2) to 
(5,2), but from a circuit delay perspective it is better to have two (5,2) compressors as opposed to a (6,2) 
and a (4,2) It is clear that both identities exploited in this example reduce the complexity of the PPST 
logic Hence both are applied to the design o f the PPST required to implement the accumulation of the 
13 distributed weights produced by the MWGM outlined in Section 3 4 2
A convergent rounding scheme controlled by the v e r t/h o r z  signal is employed to round the full- 
precision coefficient to the appropriate precision Vertical coefficients are rounded to 11 /  fixed-point
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bits (11 bits for integer and /  bits for fractional) and the experiments show that /  =  1 represents the 
smallest bitwidth that still meets the performance requirements defined by the MPEG-4 standard (see 
Section 3.6.1). This implies that each word in the TRAM is 15 bits wide. Horizontal coefficients are 
rounded to 12.0 bits and are routed directly to the module outputs.
3.5 S A -D C T  M em ory  an d  C o n tro l  A rch itec tu re
The memory and addressing modules in Figure 3.12 avoid redundant register switching and latency when 
reading data and storing intermediate values. SA-DCT vertical and horizontal packing are computed im­
plicitly by using an addressing scheme that tracks the VOP block shape (row and column masks). The 
proposed addressing scheme reads pixel and shape information from the input bus in an efficient manner 
(ACL in Figure 3.26). The ACL implicitly performs SA-DCT vertical packing as it reads data from the 
bus with minimal switching and routes data to the datapath for vertical transformation. Vertical coef­
ficients require buffering prior to horizontal transformation so are stored in a local transpose memory 
(TRAM in Figure 3.28). When writing to the TRAM the addressing implicitly performs SA-DCT hori­
zontal packing meaning that the horizontal transform process can begin without delay after the vertical 
transforms are complete. The ACL reads these transpose coefficients from the TRAM for horizontal 
transformation. Sincc the shape information for this data has already been determined after the initial 
shape parsing stage, the number o f  TRAM accesses is minimised to shape only data. Hence the process­
ing latency for smaller shapes is less compared to the latcncy for opaque 8 x 8  block.
3.5.1 A ddressing/R outing C ontrol Logic
The ACL has a set o f pipelined data registers (B U F F E R  and C U R R E N T )  that are used to buffer up data 
before routing to the variable A'-point DCT datapath. There arc also a set o f  interleaved modulo-8 coun­
ters (N J> uff-A j- and N Jju JJJ ijr ) . Each counter either stores the number o f VOP pels in B U F F E R  or 
the number o f VOP pels in C U R R E N T . depending on the selection signal b u ffise l-r  as is d e a r  from Fig­
ure 3.26. This pipelined/interleaved structure means that as soon as the data in C U R R E N T  has  completed 
processing, the next data vector has been loaded into B U F F E R  with its shape parsed. It is immediately 
ready for processing, thereby maximising throughput and minimising overall latency.
Data is read serially from the external data bus if in vertical mode or from the local TRAM if in 
horizontal mode. In vertical mode when valid VOP pixel data is present on the input data bus. it is stored 
in location B U F F E R [N J n tffJ jrJ  in the next clock cycle (i 6  { A . D} ) .  The 4-bit register N J r u f fJ j -  is 
also incremented by 1 in the same cycle, which represents the number o f VOP pels in B U F F E R  (i.e. the 
vertical JV value). In this way vertical packing is done without redundant shift cycles. In horizontal mode 
a simple FSM is used to address the TRAM, using the N  values already parsed in the vertical process 
to minimise the number o f accesses. The same scheme ensures horizontal packing is done without 
redundant shift cycles.
The ACL effectively provides logic to compute the SA-DCT data alignment requirements as well 
as the row/column shape parsing. The serial loading o f data from memory and SA-DCT alignment and 
shape parsing is achieved without needing more than the number o f  clock cyclcs for a conventional 8 x 
8 DCT that docs not require alignment or shape parsing. By using the interleaved addressing scheme, 
register data is only switched when necessary eliminating unnecessary power consumption.
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Figure 3.26: Addressing & Control Logic (ACL) Architecture
The behaviour o f the ACL module is illustrated by the example timing diagram in Figure 3.27. In 
this diagram, the signal names correspond to the signals and registers labelled in Figure 3.26. The 
example shows the ACL module operating in vertical mode, hence it is reading pixel and alpha data 
from the external data bus. The pixel and alpha blocks shown in Figure 3.26 are being read serially in 
a column-wise manner. The vjJata.validJ  signal is asserted without interruption implying that the SA- 
DCT architecture can handle a constant stream o f new data presented at the input ports. In clock cycle 0, 
the final data value in input column 0 is presented at the input ports. The “BuflTSel FSM” in Figure 3.26 
detects this final column data condition, referred to as ’‘condition C” for clarity. Condition C causes 
buffjselj' to be inverted, as clear from in clock cycle 1. Condition C coupled with the negative transition 
on buffsel-r  also causes N Jtu ffJ ijr  to be reset to 0 (note that a positive transition causes N J m ffj i j -  to 
be reset to 0). In cycle 2. CURRENT  is updated with the newly ready column 0 pixel data in BUFFER. 
Note that since current-N_so is equal to 1, only one o f the registers in the CURRENT  register bank is 
actually clocked. Also in cycle 2 n e^xo lJo a d ed jx t  is pulsed to indicate to the variable /V-point DCT 
datapath circuit that column 0 has been loaded and automatically aligned in CURRENT  and is ready for 
processing with its N  value stored in NJwff-A  (N  =  1). The vertical DCT circuit then reads the data 
from CURRENT and the associated N  value from port current In clock cyclc 1 since the alpha J n J  
is 255 (i.e. pan o f  the VOP). the data DUO on vuJatajnu  is stored in BUFFER in cycle 2 at location
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BUFFER[N-buff-B-r], and the value in NJonff-Bjr is also incremented by 1 This process continues in a 
similar manner until in clock cycle 5 where alplna-iru. is 0 (1 e not part o f the VOP) Therefore in cycle 
6 the corresponding data DB4 is not stored (since it does not form part o f the VOP) and NJbuff^B^r is not 
incremented In cycle 6 alphajtnj. is 255 indicating that DB5 is part o f the VOP so requires storage in 
cycle 7 However since NJbuff-B-r was not incremented in cycle 6, DB5 is stored m the next BUFFER 
location after the previous VOP pixel, which is DB3 It is clear that no actual circuit register shifting 
takes place but the data is stored in the appropriately packed manner Column 1 contains 6 VOP pixels 
and only 6 registers in BUFFER get switched Registers BUFFER[7 6] are not unnecessarily switched 
and hence no unnecessary energy is consumed Although these registers now contain dead data, the 
subsequent DCT circuitry will know this based on the value of NJjuff-B-r and will not access them In 
clock cycles 10-17 the DCT processor pipeline has time to process column 1 Also during this interval 
column 2 is stored in BUFFER and in this case all 8 pixels form part o f the VOP This example illustrates 
how the ACL performs the SA-DCT shifting steps efficiently without any explicit shifting cycles by 
exploiting the shape information
3 5 2 Transpose M em ory
The TRAM in Figure 3 28 is a 64-word x 15-bit RAM that stores the coefficients produced by the 
datapath when computing the vertical ID transforms These coefficients are then read by the ACL in a 
transposed fashion and horizontally transformed by the datapath yielding the final SA-DCT coefficients 
As is clear from Figure 3 28, when storing data the index k is manipulated to store the value at address 
8 x k +NRAM[kJ, where NRAM[k] is routed to NJcjcurr in Figure 3 28 In this way, when an entire 
block has been vertically transformed, the TRAM has the resultant data stored in a horizontally packed 
manner with the horizontal N  values ready immediately without shifting Then NRAM[k] is incremented 
by 1 The 8 honzontal N  values are implemented as a bank of 3-bit counters (NRAM in Figure 3 28) 
When an entire block has been stored in the TRAM, there are 8 values in the NRAM that represent the N  
values for each o f the transpose rows, and these values are used by the ACL to minimise TRAM reads 
To illustrate the behaviour of the proposed TRAM, consider the example shown in Figure 3 29 The 
left block shows a vertically aligned block of SA-DCT coefficients as produced by the vertical variable 
length transform module Each column of coefficients are computed in turn and each column coefficient 
k is produced serially The SA-DCT requires these coefficients to be re-aligned as shown in the middle 
block in Figure 3 29 before honzontal transformation of each of the rows To avoid explicit shifting 
of data to achieve this re-alignment, the proposed TRAM exploits coefficient index k  and the set of 
8 NRAM[k] counters as described previously To illustrate this behaviour with timing diagrams is too 
unwieldy, but the general concept can be illustrated by Figure 3 30 This diagram shows coefficient 
k = 2 o f column 3 being stored in the TRAM Using the formula 8 x k +NRAM[k], the coefficient is 
stored in the aligned TRAM address without explicit shifting This addressing scheme makes it easier 
for the ACL to read data row-wise from the TRAM since the data is nicely aligned, as shown in the 
rightmost block in Figure 3 29 The ACL uses the N  values in the NRAM to limit TRAM accesses to 
VOP data only The TRAM proposed in this thesis is similar to the auto-aligmng TRAM proposed by 
Lee et al [203] However, the scheme by Lee et al partition their TRAM into 4 banks to support their 
two data per cycle rcad/wnte processing scheme The TRAM proposed by the author is simpler in that it 
only uses one bank since only one read or write is ever required in a single cycle
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Figure 3.28: TRAnspose Memory (TRAM) Architecture
Vertical Coeffs for Storage TRAM Write Locations
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Figure 3.29: Example SA-DCT TRAM Addressing
TR AM Aödress
k  = 2  
▼
NRAK4(k] = N _k_curr -  0
i
wadder » 8 'k  ♦ N  k  curr 
=16
I
NRAM[kJ = N R AM fk] * 1  = 1
■
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NRAM [0) *  2 
N R A M [1 j = 2 
NRAM[2J s 0 
N RAM [3] = 0  
N RAM [4] = 0  
NRAM[5J  = 0 
NRAM[6J  = 0 
N R AM [7] = 0
Figure 3.30: Example SA-DC I I RAM Write
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Figure 3.31: SA-DCT IP Core Verification Platform
3.6 E x p e r im en ta l  Results
3 .6 .1  F ix e d - P o in t  V a r ia b l e  .V -p o in t  ID  D C T  D e s ig n
The SA-DCT core presented in this thesis has two sources o f  round-ofl'error inherent in its behaviour, 
namely the DA precision |P  +  1 Q\ (see Section 3.2.1.7) and the intermediate coefficient precision 
T  =  1 1 ./ (sec Section 3.4.3). The DA precision in this case represents the number o f bits used to 
represent the cosine constants o f  the variable Appoint ID DCT basis functions in Figure 3.3. Since 
cosine values are guaranteed to be in the range [-1 .1 ] , the value o f P  -  0 in Equation 3.6 introduces 
no error. The mathematical properties o f  a ID N-point DC T imply that 11 bits is enough to capture 
the integral pan without any loss incurred (142]. Since the cosine functions are theoretically infinitely 
precise, rounding the fractional pan o f the result to T  =  1 1 ./ bits introduces loss.
The values o f  Q  and /  are design parameters. Since both increase the circuit area the larger they 
are. the goal is to keep these parameters as low as possible according to design constraints. For MPEG- 
4 standard compliance, the SA-DCT implementation must satisfy the IEEE 1180-1990 [173] standard 
with some simplifications as specified by the MPEG-4 standard [66] as summarised in Figure 3.31. The 
coefficients are said to be compliant if. when reconstructed to pixels using the inverse transform, they 
are within two grey levels o f  the reference reconstructed data produced by a double precision floating 
point SA-DCT/SA-1DCT process. The test vectors used were generated by the random number generator 
specified by the IEEE 1180-1990 standard [173]. This generator produces pixel data with values in the 
range [- L . / / ’. The MPEG-4 standard specifies that 1 million 8 x 8  random blocks should be generated 
for each o f the following configurations: (L  256, 7/ 255). (L  H=5) and (/>384. //-3 8 3 ). The same 
stimuli are used with the sign changed on each pixel value and the tests are re-rnn.
With these stimuli, experimentation has been carried out using various values o f Q  and /  for the 
proposed architecture. It has been found that MPEG-4 precision requirements are met with Q = -1 2  
(13-bit cosine constants according to Equation 3.6) and /  =  4 (11.4 = 15-bit transpose memory). Ta­
ble 3.3 presents the results o f  each standard experiment for Q  — - 1 2  and /  =  4. The results for each 
experiment include the overall mean square enor (OMSE) and the Peak Signal to Noise Ratio (PSNR). 
The PSNR is an objective measure o f  image quality, and is calculated in this case on the basis o f the 
mean square enor between the fixed-point reconstructed image and the rctcrence reconstructed image
1 0 0
Table 3.3: SA-DCT Core IEEE 1180-1990 Resu
1 -l . h ] Sign O.V1SE
PSNR
[dB]
Sign OM SE
PSNR
[dB]
[-256,255] + 1 0.586 50.449 -1 0.586 50.449
[-5.5] +1 0.551 50.720 -1 0.551 50.720
[-384,383] + 1 0.320 53.075 -1 0.320 53.075
Original F ram e  Full P rec is ion  R econstruction Fixed Point Reconstruction
Figure 3.32: Sample Object Reconstruction with Q  -  - 1 0  and T  = 1 1 .0
145].
As Q  and /  reduce from -12 and 4 respectively, less hardware is required but the standard require­
ments arc violated. However, the reconstructed pixels do not deviate significantly from the required 
accuracy. For example, with the "akiyo" test sequence with Q  =  10 and T  =  11.0. only 0.9333%
of the VOP pixels reconstructed violate the standard and the maximum error is only a difference o f  6 
grey-levels. It is clear from Figure 3.32 that this degradation, even though it violates the MPEG-4 stan­
dard requirements, only has a minor effect on the perceptual quality o f  the reconstructed object. A user 
may tolerate such degradation on a mobile platform if it means a longer battery life. Future work in 
this area will be to investigate the relationship between the power gains achievable with coarse precision 
arithmetic and perceptually degraded video quality.
3.6.2 Evaluation A gainst Prior Art
The SA-DCT architecture has been implemented in Vcrilog and synthesised targeting three technologies: 
a 0.09//m low power standard cell ASIC library by Taiwan Semiconductor Manufacturing Company 
(TSMC), a Xilinx Virtex-ll FPGA and a Xilinx Virtex-E FPGA. A SystemC flow was also followed but 
due to the discontinuation o f the “SystemC Compiler” tool by Synopsys, this flow was abandoned. The 
ASIC flow is necessary for benchmarking against prior art architectures, and the FPGA flows are used 
for conformance testing with the MPEG-4 standard requirements and embedded system prototyping. 
The ASIC synthesis results are summarised in Table 3.4. The SA-DCT architecture has been physically 
implemented on the two FPGAs listed as part o f two integration frameworks. The wrapper nature o f  both 
frameworks make it straightforward to migrate any general IP core between platforms since the wrappers 
shield it from platform specific protocols. The FPGA frameworks and synthesis results are discussed in 
Section 3.6.3 and Section 3.6.4.
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Tabic 3.4: SA-DCT 90nm TSMC Synthesis Results and Benchmarking
Architecture Process
[/<m]
Cycle Count + * Gates PGCC
Speed
[MHz]General Max Min
Le[ 197] A 0.7 Ar +  2 10 3 11 5 n/a n/a 40
Tscng[201] ★ 0.35 n/a n/a n/a n/a n/a n/a n/a 66
Chen[109] 0.35
n/a 119 14 1 0 3100 3.7x 105
83
★ n/a 1904 224 n/a n/a 5715 1.1x10*
Lee[203] 0.35 n/a 11 3 11 4 17341 1.9 x10s 66.7
Proposed
Approach
0.09 N  +  2
10 3 27 0 12016 1.2x10*
556
★ n/a 142 79 31 0 25583 3.6x10°
Key: 0  => Datapath Only, ★  =» Datapath & Memory
3.6.2.I Area and Speed
As discussed in detail in Chapter 2, it is difficult to compare designs implemented with different tech­
nologies based on operating frequency or power consumption. Technology independent metrics must be 
used or else some normalisations arc required for meaningful analysis. This section attempts to compare 
the SA-DCT architecture proposed in this thesis against prior art in terms o f speed and area (power and 
energy are dealt with in Section 3.6.2.2).
When benchmarking circuits in terms o f  speed and area, metrics such as maximum operating fre­
quency, throughput (pixels/second) and circuit die area depend on the implementation technology so are 
difficult to use directly. Gate counts coupled with processing cycle latency offer better benchmarks since 
they arc technology independent. The corresponding values for the prior art and the proposed archi­
tecture are summarised in Table 3.4 (also presented in [208]). Synthesising the design with Synopsys 
Design Compiler targeting TSMC 0.09//m TCBN90LP technology yields a gate count o f 25583. The 
area o f the variable .V-point ID DCT datapath is 12016 (excluding TRAM memory and ACL). Both 
gate counts are used to facilitate equivalent benchmarking with other proposals based on the information 
available in the literature. The results show the proposed design is an improvement over Lee [203] and 
offers a better trade-off in terms o f cycle count versus area compared with Chen 1109], as discussed sub­
sequently. Area and power consuming multipliers have been eliminated by using only adders -  27 in total 
divided between the EOD module (4), the MWGM (11) and the PPST (12). Using the estimation that a 
multiplier is equivalent to about 20 adders in terms o f  area, the adder count o f the proposed architecture 
(27) compares favourably with Le [197] (5x 2 0  + 11 = 111) and Lee [203] (4x20  + 11 = 91). This is 
offset by the additional MUX overhead, but as evidenced by the overall gate count figure o f the proposed 
architecture, it still yields an improved circuit area. By including the TRAM (1) and the ACL controller 
(3), an additional 4 adders are required by the entire proposed design. In total, the entire design therefore 
uses 3 1 adders and no multipliers.
The worst case clock cycle latency o f  the SA-DCT core is 142 cycles, and this latency is incurred 
when processing an 8 x 8 opaque block (an internal block in the VO). For boundary blocks the latency 
is 142 (64 -  opaque j x l s ) ,  where opaquejp tls  is the number o f  VO pels. An empty block can be
determined in 64 cycles, the time it takes to parse the alpha block. Hence when working out the real-time 
processing constraints for the proposed SA-DCT module, the worst ease latency o f 142 cyclcs must be 
used. C1F resolution with a frame rate o f 30 tps requires 71.28 x10s blocks to be processed per second.
1 0 2
This translates to a maximum block processing latency of approximately 14/las Given that the proposed 
SA-DCT module requires at worst 142 cycles to process a block, this means that the longest allowable 
clock period for the proposed SA-DCT module is approximately 98 8ns This translates to a minimum 
operating frequency of about 11 MHz Table 3 4 shows that the maximum achievable frequency with 
TSMC 0 09//m TCBN90LP technology is 556MHz, so the proposed SA-DCT core can comfortably 
meet real-time constraints Running at 556MHz, the proposed core can process a single 8 x 8  block 
in 256ns At this frequency, the design is capable of a throughput o f 250 Mpixel/s As discussed in 
Chapter 2, the design should run as slow as possible (11 MHz) for low power consumption, and the 
maximum throughput in this case is 5Mpixel/s
In Chapter 2, the product o f  gate count and computation cycle (PGCC) was proposed as a good metric 
that combines speed and area properties for benchmarking competing circuit architectures that implement 
the same task (in this case the SA-DCT) As evidenced by the results in Table 3 4, the proposed design 
represents an improvement m terms of PGCC compared to prior art in the cases where benchmarking is 
possible An “n/a” field in Table 3 4 indicates that this value is not available from the literature, or is 
not appropriate These results indicate that the proposed SA-DCT architecture strikes a better balance 
between area and speed compared to the prior art
3 6 2 2 Power Consumption and Energy Dissipation
Comparing hardware accelerators meaningfully in terms of their power consumption properties is dif­
ficult to achieve in practice To ensure a fair comparison, competing architectures must be compared 
using the same synthesis tools and configurations In practice this is difficult to achieve due to the gen­
eral unavailability o f HDL source code for competing architectures published in the literature Some 
approximate normalisations must be used to aid benchmarking from the available parameters generally 
quoted in the literature (power, voltage, frequency and process technology) The benchmarking out­
lined in this section is based on the normalisation formulae outlined in Section 2 3 2 5 of Chapter 2) 
To analyse the power consumption of the proposed SA-DCT IP core, the method described in Sec­
tion 2 3 2 4 is followed In summary this involves a back-annotated dynamic simulation of the gate level 
nethst This netlist is generated by the synthesis tool for TSMC 0 09/Ltm TCBN90LP technology The 
Synopsys Prime Power tool is used to analyse the annotated switching information from a VCD file 
As discussed in Chapter 2, the power consumption of a circuit is heavily dependent on the nature 
of the input stimulus In the case o f the SA-DCT, typical input stimulus are readily available from 
the standard video test sequences (and segmentation masks) defined by the MPEG-4 Video Verification 
Model [209] The sequences available to the author are listed in Table 3 5 Since running power analysis 
is a slow process, only 5 of these sequences were used for power analysis (indicated by an asterisk 
in Table 3 5) The sequences chosen are semantically meaningful objects -  they represent the kind of 
objects that may be of interest to a user in an object-based MPEG-4 application It is argued that objects 
that represent the background (such as the water) are not as important, and given that power analysis 
is a slow process these are not included in the analysis presented in this thesis In addition to these 5 
sequences, an additional test sequence was generated by the author, called “Andy”, that simulates video 
telephony where the semantic object is the human face The segmentation mask was generated using 
a simple colour thresholding segmentation algorithm [64] Power analysis was earned out for each of 
the 6 test sequences The power waveforms for each of these sequences are shown m Figure 3 33 to
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Tabic 3.5: Available MPEG-4 Standard Test Sequences
Test Sequence Description Test Sequence Description
Akiyo Head and Shoulders Scan* Head and Torso
Container Objcct 0 Water Coastguard Object 0 Water
Container Object 1* Big Boat Coastguard Object 1 * Big Boat
Container Object 2 Small Boat Coastguard Objcct 2 Small Boat
Container Object 3 Near Shore Coastguard Object 3 Embankment
Container Object 4 Far Shore & Sky News Objcct 0 TV Set Background
Container Object 5 Flag News Objcct 1 Screen
Mailmonitor Object 0 Office Background News Object 2 Newsreaders
Hallmonitor Objcct 1 Walking Person 1 News Object 3 Text Logo
Hallmonitor Objcct 2* Walking Person 2 Weather* Head and Torso
Tabic 3.6: SA-DCT 90nm TSMC Power Consumption
Test Sequence Average Power |mW |
Andy 0.340
Coastguard Object 1 0.341
Container Objcct 1 0.359
Hall Monitor Object 2 0.307
Sean 0.412
Weather 0.390
Random Data 0.519
Figure 3.38. It is d ea r that the power consumption varies in proportion to the size o f the objcct. For 
example, as the person in the “hall monitor" test sequence approaches the camera, the power increases 
until it suddenly drops when the person leaves the sccne through a door. This is expected since the 
proposed SA-DC’T architecture terminates processing earlier for smaller shape blocks. The average 
power for each simulation is given in Table 3.6, and the average power figure over all 6 test sequences is 
0.36mW.
Another set o f  power analysis simulations were run using random data as stimulus. In the context 
o f an SA-DCT hardware architecture, it is argued that random data simulations generate an estimate for 
worst case power consumption. This is because unlike natural video data, there is a very low probability 
o f adjacent pixel or shape correlation with random data so there will be a lot o f  switching. To get an 
estimate for worst case power, 10 simulations were run using 50 random pixel and alpha 8 x 8  block 
pairs as stimulus, with different seeds used for the random number generators to guarantee 10 unique 
data sets. The power figure quoted in Table 3.6 is the average value over the 10 random data simulations. 
As expected, the value o f  0.5l9mW  is slightly higher compared to 0.36mW, which is the average power 
consumption over all the video test sequence simulations.
Only two o f the SA-DCT implementations in the literature quote power consumption figures and the 
parameters necessary against which to perform normalised benchmarking: the architectures by Tseng 
et. al. (201) and Chen ct. al. [109]. The normalised power, energy and Energy-Dclay Product (F.DP) 
figures are summarised in Table 3.7. Note that the energy figures quoted in the table are the normalised 
energies required to process a single opaque 8 x 8  block. Results show that the proposed SA-DCT
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Figure 3.33: Andy Figure 3.34: Coastguard Objcct 1
Figure 3.35: Container Object 1 Figure 3.36: Hall Monitor Objcct 2
Figure 3.37: Sean Figure 3.38: Weather
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Table 3.7: Normalised SA-DCT Power and Energy Benchmarking
P rocess
l/jm ]
V oltage
[V]
P ow er
[m W ]
P ow er
(V.L)
[m W ]
D elay
[Clks]
S p eed
[MHz]
Pow er
(V.LJ)
[m W ]
E n erg y
[nJ]
E D P
[pis]
Tscng[201] 0.35 3.3 180.00 180.00* n'a 180.00* n/a* n'a*
Chen[ 109] 0.35 1.2 12.44 12.44* 1904 25 12.44* 285.37* 6.55*
Proposed
Approach
0.09 1.2 0.36
15.00* 142 11
15.00* 193.28* 2.50*
8.17* 8.17* 105.42* 1.37*
architecture compares favourably against both the Tseng and the Chen architectures. The normalised 
energy dissipation and EDP figures are the most crucial in terms o f  benchmarking, since the energy 
dissipated corresponds to the amount o f drain on the battery and the li fetime o f the device.
It must be conceded that despite these normalised benchmarking figures, the validity o f these figures 
is still open to debate. This is because the power figures for each o f the target technologies are obtained 
using different power estimation tools and configurations. Since the switching activity in a module is 
dependent on its data load (and this is particularly true for SA-DCT), the same testbench should really 
be used for fair comparisons when generating VCD files.
3.6.2.3 Benchm arking Power & Energy Against Software
Another interesting power and energy benchmarking experiment is to compare the power consumption 
and energy dissipation o f the proposed SA-DCT hardware accelerator against the MPEG-4 Pan 7 opti­
mised software implementation o f the SA-DCT (210). Experiments targeting two processors have been 
conducted. Clearly, the figures should be much better for the hardware otherwise there is no benefit to 
the hardware accelerator in terms o f  power and energy.
The first approach involved taking a physical measurement o f the cunent drawn by an ARM920T 
processor [211 ]. a typical embedded processor for mobile devices. The ARM prototyping platform used 
is described in more detail in Section 3.6.4. The SA-DCT C language software implementation was 
isolated without modification from the MPEG-4 part 7 optimised software codec and cross-compiled 
targeting the ARM920T. This C function was wrapped in a long loop in a simple program that was then 
run on the ARM920T. Because o f the loop, the cunent drawn by the processor is periodic and hence can 
be used to self-trigger an oscilloscope. Using the same setup as [97], a period of this cunent waveform 
was recorded and analysed in MATLAB. The power waveform for a single SA-DCT iteration processing 
an opaque 8 x 8  block is shown in Figure 3.39, and the average power is approximately 15mW. Using 
the same power and energy normalisations as before, the results presented in Table 3.9 clearly show that 
the SA-DCT hardware architecture proposed in this thesis is much more efficient compared to a software 
implementation running on that ARM920T processor.
The second approach leverages the web-based JouleTrack tool (103, 104]. JouleTrack is an on­
line tool for obtaining power and energy statistics for C programs running on a StrongARM SA-1100 
processor, another typical embedded processor. The simple program as described earlier was uploaded to 
JouleTrack executing 1000 iterations o f  the SA-DCT algorithm, and the results are shown in Table 3.8. 
The profiling results for the different processor cycle modes as well as a breakdown o f leakage and 
switching power arc illustrated in Figure 3.40. As the results in Table 3.9 illustrate, the proposed hard-
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MPEG-4  Part7 SA-DCT ARM920T Powef ConsumptkKi
0 .0 1 6 1------------------------- 1------------------------- 1------------------------- r -  •]-------- 1------------------
0  0135 -
0 .0 1 3 1------------------------- 1------------------------- 1--------------------------1--------------------------1--------------------------1-------------------------
0.008 0  009 0  01 0  011 0  012 0 013 0 014
Execution Time [s]
Figure 3.39: MPEG-4 Part7 SA-DCT ARM920T Power Consumption
ware SA-DCT architecture is much more efficient compared to the reference software implementation 
executing on the SA-l 100 processor.
It must be conceded that although the SA-DCT software implementation used for these experiments 
is the official MPEG-4 Part 7 optimised software, it has not been optimised for an embedded processor 
like the ARM920T or the StrongARM SA-l 100. Hence, it is likely that the results presented in this 
section could be improved if processor specific optimisations were made to the software. For example, 
Sloss et. al. provide an efficient C programming guide specifically for ARM processors [ 120]. However, 
power efficient software implementation is not the focus o f this thesis. Even allowing for improved 
software power results, the results presented in this section validate the energy efficiency o f  SA-DCT 
architecture proposed in this thesis compared to a software implementation.
Table 3.8: Software SA-DCT StrongARM SA-l 100 Energy Statistics
Operating Frequency 206 MHz
Operating Voltage 1.5 V
Execution Time 433.223 ps
Average Switching Current 0.2041 A
Average Leakage Current 0.0330 A
Total Energy 154.02 p i
Average Power 356 mW
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Figure 3.40: MPEG-4 Part 7 Fast SA-DCT Energy Characteristics on StrongARM SA-1100
Table 3.9: Normalised Power and Energy Benchmarking A
P rocess
(//m]
Voltage
[V]
Pow er
[mW]
Pow er
(V.L)
(mW)
Delay
M
Speed
(MHz)
P ow er
(V.LJ)
[mW]
E n erg y
[nJ]
E D P
(pJs)
ARM920T 0.25 2.5 15.00 15.00* 3000* 140 15.00* 4 5 x 1 0 J* I 3 5 x l 0 j *
S A -1 100 0.35 1.5 356.00 356.00* 433* 206 356.00* 1 5 4 x l0 J* 6 7 x  10J *
Proposed
0.09 1.2 0 .36
5.79* 13*
11
5.79* 75* 0.96*
Approach 6.80- Ü* 6.80- 88* 1.13*
gainst Software SA-DCT
3 .6 .3  C o n f o r m a n c e  T e s t in g
The MPEG-4 reference hardware initiative (‘Part 9 ’) is a working group dedicated to proposed VLSI 
architectures for the most computationally demanding tools in the MPEG-4 standard. All proposed 
architecmres must pass conformance tests that validate that the bitstream produced by the hardware 
accelerator is identical to that produced by the MPEG-4 reference software (212). For the proposed 
SA-DCT implementation, the MPEG-4 reference software was compiled with the SA-DCT software 
replaced by a user defined API call to the SA-DCT hardware accelerator residing on an FPGA. Further 
details on the MPEG-4 conformance platform (proposed by the University o f  Calgary) may be found in 
(213) and details on the proposed SA-DCT integration process (including hardware and software APIs) 
may be found in (214. 215. 216],
Figure 3.41: MPEG-4 Conformance Integration Hardware
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The SA-DCT module has been integrated with an adapted version of the multiple IP core hardware accel­
erated software system framework developed by the University of Calgary (UoC) [217] The hardware 
is implemented on an Annapolis WildCard-II PCMCIA FPGA prototyping platform [218], and a system 
block diagram is shown in Figure 3 41 The MPEG-4 software runs on a host laptop Pentium4 processor 
and transfers data to and from the 2MB SRAM on the WildCard-II This is done across the PCI bus via 
a DMA controller Integrated IP cores are memory mapped peripherals and are activated by the host 
software by writing configuration data to a specific address This wnte is detected by the master socket 
block and a strobe is issued by the interrupt controller to the specific IP core hardware module controller 
(HWMC)
When integrating a new IP core with the UoC framework, a HWMC specific to the IP core is required 
to control activation of the IP core and memory transfers to and from it The HWMC shields the IP core 
from the WildCard-II platform specific interface signals (PCI and SRAM) making it easy to port the core 
to another platform (e g ARM based m as Section 3 6 4) The SA-DCT has a variable load depending on 
the shape information and the SA-DCT core has been designed such that it finishes processing smaller 
video object plane (VOP) blocks earlier The SA-DCT HWMC has been designed with this in mind 
so that the SA-DCT relinquishes control o f the SRAM at the earliest possible moment Due to the 
nature of the SA-DCT computation, the IP core will not respond with output data until it has sampled 
all 128 bytes (32 DWORDs) of the input texture and alpha blocks (64 bytes each) Hence the SA- 
DCT HWMC performs a burst read of 32 DWORDs and will not need to write back until after this 
transaction is complete The latency between the last DWORD read and the final IP core response is 142 
cycles Performance could be enhanced by some prefetching and buffering of the next data block while 
waiting for the IP core to respond for the current block and this will be investigated m future work The 
WildCard-II SRAM is single port so does not support dual write and read accesses, but if another system 
with dual port memory is targeted, the SA-DCT HWMC could be modified to operate with two parallel 
state machines to further speed up processing
3 6 3 2 M P E G -4  R e fe re n c e  S o ftw a re  A P I
The SA-DCT hardware accelerator has been integrated with the publicly available MPEG-4 optimised 
reference software (Part 7) [210], as required to validate functionality and pass conformance testing 
For conformance testing of hardware, ideally the software should require minimal modification for rapid 
verification For the SA-DCT accelerator two minor modifications are required (see [214, 216] for more 
details) The first modification involves editmg the configuration steps of the MPEG-4 software to also 
program the WildCard-II FPGA fabric with the SA-DCT accelerator, and allocate and bind the DMA 
pointers This allows both the application software and hardware accelerator to read/wnte in the same 
area of the WildCard-II SRAM transparently The second modification is in the CFwdSADCT C++ class 
m file sadct cpp A new pre-processor directive is added to allow the codec to use either the SA-DCT 
software algorithm or SA-DCT accelerator on the WildCard-II
It would be more efficient to send unprocessed data to FPGA SRAM m frame size bursts as opposed 
to initiating a transfer for each 8 x 8  block Although transparent to the HWMC which can be pro­
grammed for any amount o f burst processing, such a setup requires more extensive modification of the
3 6 3 1 Conformance Hardware System
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Table 3 10 SA-DC T FPGA Synthesis Results
Target Module Area
[Gates]
fm a x
[MHz]
Power
[m W ]
Throughput
[Mpixel/s] *
CLB
Slices
Block
RAMs
( f m a x ) (IlM H z) (/m nar) ( 11MH7)
Wildcard II SA DCT 39854 78 2 31837 49 26 35 14 4 96 0 2605 (18%) 0
Virtex I I SA DCT HWMC 4354 85 6 n/a n/a n/a n/a 0 201 (1%) 0
XC2V3000 Mod UoC F w 102085 77 6 n/a n/a n/a n/a Ó 1627 (11%) I
Integrator/CP SA DCT 36088 47 2 352 55 91 41 21 27 4 96 n/a 2018(10%) 0
Virtex E SA DCT HWMC 6053 81 0 n/a n/a n/a n/a n/a 283 ( 1%) 0
XCV2000E ARM VS 7020 89 7 n/a n/a n/a n/a n/a 381 (1%) 0
MPEG-4 reference software Since the purposes of this platform is for conformance testing, the minimal 
modification approach is suitable since it allows designers to concentrate on the hardware accelerator 
development and facilitates rapid validation with the reference software
3 6 3 3 C o n fo rm a n c e  R esu lts
End to end conformance has verified that the bitstreams produced by the encoder with and without 
SA-DCT hardware acceleration are identical The test vectors used were 39 of the CIF and QCIF object- 
based test sequences as defined by the MPEG-4 Video Verification Model [209] Synthesis results for the 
WildCard-II platform are shown in Table 3 10 The modified University of Calgary integration frame­
work takes up only approximately 11 % of the FPGA resources leaving almost 90% for hardware accel­
erators The SA-DCT along with its HWMC require 19% The post place and route timing analysis 
indicates a theoretical operating frequency o f 78 2MHz so the IP core is able to handle real time process­
ing of CIF sequences quite comfortably (assuming the same 11 MHz constraint as before) Post place 
and route simulations were carried out on the netlist for subsequent VCD power analysis with the Xilinx 
XPower FPGA power analysis tool These simulations were run at 78 2MHz (high throughput mode) 
and at 11MHz (low power mode) For each mode, 10 simulations were run using 50 random coefficient 
and alpha 8 x 8  block pairs as stimulus, with different seeds used for the random number generators to 
guarantee 10 unique data sets The power figures quoted in Table 3 10 are the average value over the 
10 simulations for each mode As described previously, random data is useful in this case to estimate a 
value for worst case power consumption
3 6 4 System  Prototyping
Although the WildCard-II platform is useful for rapid validation and conformance testing, the system 
itself does not represent a realistic architecture for a mobile embedded system Since it interfaces with 
the PCI bus it is more suitable for emulating hardware accelerators for desktop PC graphics cards For 
wireless embedded systems, the processor of choice is the ARM family, so the author proposes a plug 
and play “ARM virtual socket” prototyping platform built around an ARM processor and the AMBA 
bus architecture The ARM virtual socket has been implemented on an ARM Integrator/CP prototyp­
ing platform [219] with an ARM920T processor [211] running embedded Linux and a Xilinx Virtex-E 
FPGA[220] for AMBA IP core prototyping The platform facilitates the rapid prototyping of any number 
of “virtual component” hardware accelerators with AMBA interfaces
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Figure 3.42: ARM Virtual Socket Platform
3.6.4.1 A R M  V ir tu a l S o ck e t H a rd w a re
A system block diagram showing the ARM virtual socket hardware (implemented on the Virtcx-E FPGA) 
is shown in Figure 3.42. The virtual component block encompasses a single hardware accelerator IP core 
and its associated HWMC. In general there may be multiple virtual components residing on the AMBA 
Advanced Peripheral Bus (APB) but for diagram clarity only one is shown. The virtual component was 
designed as an APB peripheral since the APB bus is typically used for low power peripherals and lias a 
simple interface. The Integrator/CP platform interfaces to the prototyping FPGA via the AHB-Litc bus 
as shown in Figure 3.42. The AHB-Lite protocol limits the bus to one master (in this case the AHB 
2 AHB-Litc bridge in Figure 3.42). Consequently only AHB slaves may be implemented on the FPGA 
preventing the implementation o f  a DMA controller. The HWMC o f  a virtual component has addressable 
registers for configuring frame dimensions, frame burst length, SRAM start read address and SRAM start 
write address. When strobed by a software API call, the SA-DCT HWMC initiates SRAM transfers to 
and from the IP core and has similar behaviour to the HWMC developed for the WildCard-11 platform 
(outlined in Section 3.6.3.1) but with an APB interface. Further details on the ARM virtual socket may 
be found in [216, 221).
3 .6 .4 .2  A R M  V ir tu a l S o ck e t S o ftw a re  A PI
A software API has been developed to allow transparent interaction for ARM compiled application soft­
ware with virtual component hardware accelerators. The API provides a simple user interface for soft­
ware developers targeting an ARM processor with virtual component hardware accelerators. Further 
details on the ARM virtual socket software API may be found in [216. 221J.
3 .6 .4 J  Prototyping Results
The synthesis results in Table 3.10 illustrate that the SA-DCT IP core also meets the real time frequency 
constraint o f  11 MHz on the ARM virtual socket platform. The maximum possible operating frequency 
o f the SA-DCT core on this FPGA is 47.2MHz. The ARM virtual socket platform itself has a much 
smaller equivalent gate count (7020) compared to the PCI-based conformance framework currently used 
by MPEG-4 Part 9 (102085). This leaves more space on the ARM platform's FPGA for prototyping
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more IP cores together and the system architecture in Figure 3 42 is more representative of a real mobile 
multimedia system compared with the PCI based system in Figure 3 41 Post place and route simulations 
were carried out on the netlist for VCD power analysis These simulations were run at 47 2MHz (high 
throughput mode) and at 11 MHz (low power mode) For each mode, the random data configurations 
were used as described previously The power figures quoted in Table 3 10 are the average value over 
the 10 simulations for each mode These results show that m low power mode, the worst case power 
consumption is approximately 91 41mW
3 7 Possible Architectural Variations
The SA-DCT architecture proposed in this thesis computes each coefficient serially and re-uses the same 
variable A/'-point 1D DCT processor for the vertical and horizontal processing steps, with a worst case 
clock cycle latency of 142 cycles The experimental results outlined in Section 3 6 show that the archi­
tecture is suitable for implementation on a low power mobile platform, and it compares favourably with 
poor art In a high throughput application where power may be less of an issue, 142 cycles may be too 
long However, it is still possible to leverage a parallel version of the architecture proposed in this thesis 
for such an application
Consider the architecture in Figure 3 12, which uses a serial computation scheme The most obvious 
technique to reduce latency is to implement 8 parallel variable TV-point ID DCT processors In this 
scenario the number of clock cycles required to compute an iV-point DCT is 3 (the pipeline depth) 
as opposed to the N  +  2 cycles required by the serial scheme This translates to an overall SA-DCT 
processing latency of 30 clock cycles (compared to 142 with the current serial scheme) However, this 
speed up comes at the cost o f an circuit area increase of a factor of 8 Another possibility is to implement 
dedicated datapaths for both the vertical and horizontal DCT processing (l e 16 variable A/'-point ID 
DCT processors) In this scenario, the worst case clock cycle latency is still 30 cycles, since the horizontal 
processing can not begin until the vertical processing is complete However, the overall throughput of 
the module increases by a factor o f 2 since when the module is processing the horizontal transforms for 
a certain 8 x 8  block, it can begin the vertical transforms for the next 8 x 8  block The downside is that 
this throughput gain comes at the cost o f the circuit area increasing by a factor of 16
Since the focus of this thesis is low energy dissipation, the parallel SA-DCT architectures outlined 
here have not been thoroughly investigated If a real system specification was provided with specific 
throughput and power requirements, an interesting research task would involve experimenting with vary­
ing degrees of parallelism in the SA-DCT architecture to achieve a “sweet-spot” architecture
3.8 Summary of Contributions
This chapter has described the SA-DCT algorithm in detail with a discussion on the hardware imple­
mentation challenges caused by the additional processing steps involved over the classical 8 x 8  DCT A 
comprehensive survey of prior art implementations o f the 8 x 8 DCT is provided, followed by a detailed 
analysis o f the prominent prior art related specifically to the SA-DCT Based on this discussion, it is 
concluded that some of the prior SA-DCT implementations do not address all o f the required processing 
steps, and none have been designed specifically with low energy in mind Specifically, the Le [197]
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Tseng [201] and Lee [203] architectures have multiplier-based datapaths and only the Lee architecture 
addresses all o f the SA-DCT processing steps Compared to these approaches, the Chen architecture 
[109] is more energy-efficient since it uses an adder-based datapath, but has a long computational la­
tency and approximates odd N  DCTs with the nearest even DCT Following this discussion on prior art, 
the author’s proposed SA-DCT architecture is described in detail In Chapter 2 it was concluded that 
most energy savings are achievable at the high levels o f design abstraction, so the proposed SA-DCT 
has been designed accordingly The primary low energy features include minimal switching shape pars­
ing and data alignment, data dependent clock gating, multiplier-free datapath (using adder-based DA), 
balanced delay paths and hardware resource re-use
The chapter concludes by benchmarking the proposed SA-DCT architecture against the prior art 
where possible In terms of area and latency, the PGCC metric shows that the proposed architecture 
outperforms the Chen [109] and Lee [203] architectures In terms of normalised energy and power, the 
proposed architecture outperforms the Chen [109] and Tseng [201] architectures The proposed SA-DCT 
has also undergone conformance testing via the MPEG-4 Part 9 initiative, validating that it is compliant 
with official MPEG requirements
Future work on this topic could investigate different parallel variations and the trade-offs involved 
between processing latency and power consumption The proposed architecture could be extended to 
include a ADC-SA-DCT pre-processing module as required for MPEG-4 intra-VOP boundary blocks, 
and this is discussed in detail m Chapter 6
113
C H A P T E R  4______________ |
------------------ Shape Adaptive Inverse Discrete Cosine Transform Architecture
To complement the SA-DCT accelerator proposed in Chapter 3, an inverse transform architecture is 
necessary since both are required for a video encoder (see Figure 2.13) and the inverse transform is 
needed for the decoder (sec Figure 2.5). This chapter surveys state o f the art implementations for the 
IDCT/SA-IDCT proposed in the literature. A novel hardware implementation o f the SA-1DCT is then 
proposed that offers a good trade-off between area, speed and power consumption. This architecture 
can be leveraged if  implementing a mobile multimedia terminal that supports MPEG-4 objcct-bascd 
processing.
4.1 In tro d u c tio n
The SA-IDCT has a similar algorithm to the SA-DCT discussed in Chapter 3, but it has some distinctive 
features that pose additional hardware implementation challenges. Like the SA-DCT, the additional 
factors that make the SA-IDCT more computationally complex with respect to the 8 x 8 IDCT are 
vector shape parsing, data alignment and the need for a variable .Y-point ID IDCT transform (according 
to Equation 2.8b). The SA-IDCT is less regular compared to the 8 x 8 block-bascd IDCT sincc its 
processing decisions arc entirely dependent on the shape information associated with each individual 
block. Also, peculiarities o f  the SA-IDCT algorithm mean that the shape parsing and data alignment 
steps are more complicated compared to the SA-DCT. To illustrate the SA-IDCT algorithm, consider 
Figure 4.1 which illustrates the following steps:
1. Parsing o f  the 8 x  8 block shape information
2. Horizontal A'-point IDCT on each row o f the block o f DCT coefficients to produce intermediate 
reconstructed pixels
3. Horizontal re-alignment o f intermediate reconstructed pixels according to parsed shape
4. Vertical A’-point IDCT on each column o f the block o f  intermediate reconstructed pixels to pro­
duce the final reconstructed pixels
5. Vertical realignm ent of final reconstructed pixels according to parsed shape
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Figure 4.1: The SA-IDCT Algorithm Data Addressing
4 .1 .1  A d d i t i o n a l  C o m p l ic a t io n s  C o m p a r e d  to  S A -D C T
4.1.1.1 Shape Parsing
The first subtle difference to note between the SA-DCT and the SA-IDCT algorithms is the way the 
shape information is parsed in each. In the case o f the SA-IDCT, the entire 8 x 8  alpha block must be 
parsed before any o f the Appoint 1D IDCT computations can be processed. However, in the case o f the 
SA-DCT, an .V-point 1D DCT computation can be processed after each column o f the 8 x 8  alpha block 
is parsed. The consequence o f this subtle difference is that it is more difficult to pipeline the SA-IDCT 
processing steps compared to the SA-DCT from a hardware implementation perspective.
This subtle difference is best illustrated by an example. Consider Figure 4.2, which shows sample 
input data for an SA-DCT computation. It is clear that after parsing each column o f the alpha block, the 
N  value for that column is available without needing to parse any other alpha column. Hence the vertical 
ID DCT .V-point transforms can be pipelined with the column alpha parsing as illustrated by the simple 
timing diagram in Figure 4.2. Such pipelining is not possible in the case o f the SA-IDCT To illustrate 
why, consider the sample input data for an SA-IDCT computation in Figure 4.3. Looking at the first row 
o f  the coefficient block, it is clear that it requires a 6-point ID IDCT transform. However, an SA-IDCT 
architecture has no way o f knowing that N  6 for rou?[0) by parsing rou-JO] o f  the original alpha block. 
As shown in Figure 4.3. the entire 8 x 8  alpha block must be parsed before any JV value can be known 
for certain. This implies that the particular pipelining discussed in this section is not possible for the 
SA-IDCT, as illustrated by the simple timing diagram in Figure 4.3.
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4 1 1 2  Data Re-Alignment
The data re-alignment steps for the SA-IDCT are less straightforward compared with the corresponding 
steps necessary for the SA-DCT In particular the vertical re-alignment of reconstructed pixels to their 
original VO position is not trivial Essentially the inverse alignment steps undo the forward SA-DCT 
packing steps as discussed m Section 3 1 and re-insert any holes (see Figure 3 2) This is more difficult 
compared to the forward SA-DCT packing of pixel data to the block borders (Figure 3 1) since precise 
knowledge o f the shape pattern is required, whereas only an incremental count of shape pixels in the 
vector is required for packing Once the 16 N  values for the rows and columns have been interpreted 
during the forward SA-DCT process the actual shape pattern is no longer needed since the subsequent 
transform and alignment steps are not contingent on it (as illustrated by Figure 3 1) However, the vertical 
alignment step during the SA-IDCT process does depend on knowing the shape pattern as is clear from 
Figure 4 1 For hardware implementation this means an SA-IDCT accelerator block must somehow 
retain this information locally to be able to compute for the vertical re-ahgnment step Otherwise it must 
waste a second access to main memory to re-parse the shape information in order to reconstruct the pixels 
correctly
4 2 ID C T /S A -ID C T  H a rd w a re  S ta te  o f  th e  A r t  R eview
This section outlines the algorithmic and architectural approaches to implementing the 8 x 8 IDCT and 
in particular the SA-IDCT Like the DCT, there is a vast amount of literature dedicated to 8 x 8 IDCT 
implementations due to its computational complexity and importance in signal processing applications 
From a video compression point o f view, it may be argued that the IDCT is actually more important 
than the DCT since it is required to encode and decode data whereas the DCT is only needed for encod­
ing Section 4 2 1 classifies IDCT implementations by general approach Taking the DCT and IDCT at 
“face value”, both are constant matrix multiplication computations so the DCT approach classifications 
discussed in Section 3 2 1 also apply to the IDCT Special emphasis is given m Section 4 2 1 to IDCT 
specific approaches that exploit the fact that the nature of the data processed by the DCT and the IDCT 
is very different Section 4 2 2 discusses SA-IDCT specific implementations in detail giving context for 
the proposed SA-IDCT architecture outlined subsequently
4 2 1 C lasses o f  ID C T  Im plem entation  A pproaches  
4 2 11 Standard Matrix Multiplication Approaches
As clear from Equations 2 8a and 2 8b, the DCT and IDCT are very similar computations Both are 
linear transforms involving a constant matrix multiplication Hence many implementation proposals in 
the literature for IDCT have a lot in common with the DCT approaches outlined m Section 3 2 Indeed 
many architectures are capable of computing both DCT and IDCT and the choice is governed by some 
mode selection logic
In Section 3 2 1, DCT approaches are classified under the following groupings fast-algonthm, sys­
tolic, recursive, CORDIC, approximation-based, integer encoding and distributed arithmetic The tech­
nical merits or otherwise of each will not be restated here Rather, a few examples of each approach that
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implement the IDCT are given Note however, the approximation-based approaches tend to be specifi­
cally tailored to the DCT or the IDCT (as discussed in Section 4 2 12)
The DCT fast algorithms are directly mappable to IDCT These include the popular “Chen” algorithm 
[141], “Lee” [143], “Loeffler” [144], “Feig” [146] and the “AAN” algorithm [147]
The systolic DCT architecture proposed by Aggoun et al can be used to compute the IDCT but a 
unified architecture is not outlined [151] The systolic array architecture based on the “Lee” algorithm 
proposed by Wu et al [149] is capable of both DCT and IDCT on a unified structure For high through­
put a SIMD datapath is used The datapath interconnect is a dynamic switching network controlled by a 
DCT/IDCT mode select signal Hsiao et al propose a scalable N  x N  2D DCT/IDCT systolic array 
architecture [153] The architecture has a shared DCT/IDCT kernel processor and a post-processor for 
DCT mode and pre-processor for IDCT mode
Chen et al propose low complexity recursive kernels for computing the DCT and the IDCT [222] 
They exploited the symmetry properties of the DCT/IDCT basis matrices to reduce the iteration cy­
cles Chen et al also propose a method for designing recursive filter structures that compute an M - 
dimensional DCT or IDCT of arbitrary length [ 159] This is achieved by re-formulating the equations in 
a compact form and designing the filters using Chebyshev polynomials
Hu et al propose a parallel CORDIC IDCT architecture for high throughput applications [223] 
Zhou et al propose a CORDIC architecture that can compute both the DCT and the IDCT on a unified 
architecture [224] The CORDIC iterations are mapped to a pipeline to increase computation speed 
Yang et al compute the IDCT using the CORDIC algorithm but they implement it using a ROM-based 
distributed arithmetic structure [225] To speed up the processing, they use a radix-4 redundant signed 
digit number system to limit the carry propagation delay to a few bit positions in the adders
The algebraic integer encoding scheme introduced in Chapter 3 in the context o f DCT implementa­
tions may also be used to implement the IDCT In the case of the IDCT, algebraic integer encoding is 
particularly interesting since it eliminates the DCT mismatch problem, and drift between encoders and 
decoders [173] To understand this mismatch issue, consider that since the implementation approach to 
the IDCT is not normative in any of the common video standards, each different implementation could 
have a different numerical accuracy Therefore, for a set o f given mputs, the outputs of IDCTs from 
various implementations will likely be slightly different In the general hybrid video codec presented 
in Chapter 2, the IDCT results are used in the reconstruction loop in both the encoder and the decoder 
to reconstruct pictures When different IDCTs are used in the encoder and the decoder, the difference 
between the two IDCT outputs, referred to as the IDCT mismatch error, will accumulate The mis­
match error appears as an additional noise in the reconstructed pictures and causes quality degradation 
Due to the nature of error accumulation, even a slight IDCT mismatch may cause severe picture quality 
degradation [173] An integer encoding implementation of the IDCT is proposed in [168]
Distributed arithmetic, both ROM-based and adder-based, is a very popular architecture for imple­
menting the IDCT as well as the DCT Uramoto et al propose a ROM-based DA architecture capable of 
both DCT and IDCT [226] They propose a “dual-plane ROM” that allows two bit data to be stored in one 
transistor memory cell This means only a single ROM is required as opposed to having discrete ROMs 
for DCT and IDCT cosines Guo et al propose a unified DCT/IDCT ROM-based DA architecture with 
partitioned ROMs to increase speed [184]
The architecture by Chang et al [139] is capable of computing the DCT and IDCT using adder-
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Figure 4 4 Probabilities o f Nonzero Occurrence for 8 x 8 DCT Coefficient Blocks [227]
based DA (NEDA) It is designed as a programmable general purpose NEDA processor built around an 
ALU of an adder/subtracter with programmable shifting of the addends Kim et al also use NEDA in 
their unified architecture capable of both DCT and IDCT [190] The time-multiplexed NEDA unified 
DCT/IDCT architecture by Guo et al reconstructs pixels serially in IDCT mode and only requires 10 
adders in the distributed weight generation logic [194]
4 2 12  IDCT Specific Approaches
In a video codec, the nature of the input data processed by the IDCT compared to the DCT is very differ­
ent The DCT is fed pixel blocks in intra mode and motion compensated residual blocks in inter mode 
The statistical nature of such 2D pixel data from natural scenes is commonly modelled as a first order 
Markov process [53, 50] As discussed m Chapter 2, the DCT decorrelates pixel data and packs most 
o f the pixel block energy for natural scenes into a few low frequency coefficients The AC DCT coeffi­
cients exhibit sharp zero-centred dual-sided Laplacian probability distributions [227], and this implies a 
large number of zero-valued coefficients per 8 x 8  block for image and video data Subsequent quanti­
sation increases the chances of high frequency components being reduced to zero This phenomenon is 
illustrated clearly in Figure 4 4 [227], and is exploited by some hardware implementations of the IDCT 
proposed m the literature
McMillan et al express the IDCT as a forward-mapping formulation, i e each input element’s 
contribution to the entire set o f output elements is expressed independently [228] This can be exploited 
since the IDCT input coefficient matrix is sparse The authors claim that for a set o f sample images 
there are only between four and twelve non-zero values in the input matrix Since each input is treated
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independently, this allows iterative computation of a reconstructed block according to a quality-speed 
trade-off (e g by parsing the input matrix m a zig-zag scan) The hardware architecture proposed is 
a systolic array of 64 multiply-accumulate (MAC) units A similar approach is used in [229], but the 
architecture is serial The approach by Lee et al is also similar to McMillan’s approach since it uses 
the forward-mapping formulation and has a systolic array structure [230, 231] However, Lee et al 
exploit the symmetry of the IDCT basis functions when deriving their formulation This reduces the 
multiplicative complexity and processing latency of their architecture
A data-driven IDCT architecture is presented by Xanthopoulos et al m [232, 233], which also 
exploits the fact that a large percentage of DCT coefficients are zero valued As well as avoiding zero 
argument computations, the architecture also has dynamic voltage and frequency scaling for greater 
power savings The variability of the workload is exploited by adaptively changing the power supply and 
clock frequency of the mam computation units The architecture is a ROM-based DA implementation 
o f the “Chen” IDCT algorithm It claims to be more energy efficient than a conventional row-column 
DA IDCT by more than an order of magnitude for the same sample rate Xanthopoulos et al have 
also published an architecture based on similar principals except that the “Chen” IDCT algorithm is 
implemented using a MAC structure as opposed to DA [227]
Kim et al propose MAC structure [234] similar to that by Xanthopoulos [227] Based on the 
number of non-zero DCT coefficients at the input, it is possible to clock gate some of the registers/- 
multiphers in the pipeline The register pipeline is reconfigurable to allow stages to be skipped using 
bypass multiplexers if the data rate is low Their experimental results show that most of the MPEG video 
sequences have DCT blocks with typically five or six non-zero coefficients, mainly located in the low 
spatial frequency positions The architecture assumes that the number of non-zero coefficients has been 
established apnon by simply counting the outputs of the variable length decoder or inverse quantiser 
Fanucci et al propose a data driven unified architecture capable of both DCT and IDCT [183] 
Previous approaches that exploit IDCT data statistics used two separate architectures for DCT and IDCT 
The architecture in [183] is based on ROM-based DA Since such an architecture is a serial computation 
scheme, sign extension of input data does not contribute to overall result Such bits are discarded when 
detected by the architecture to eliminate redundant computation The control logic also detects the 
presence of so-called “null rows” (a row in the input DCT coefficient matrix with all-zero values) If a 
null row is detected, the datapath is clock gated avoiding unnecessary computation and the corresponding 
row in the transpose memory is reset to all-zeros
4  2  2  S A - I D C T  S p e c if ic  A p p r o a c h e s
Similar to the SA-DCT, the SA-IDCT is a column-row process by definition and cannot be easily imple­
mented directly as a 2D equation given the large number of possible 8 x 8  shape configurations This pre­
cludes the possibility of expressing the SA-IDCT in a single forward-mapping formulation The primary 
computation engines required to implement the SA-IDCT are a variable N-pomt ID IDCT processor, 
an alpha shape parser (for data re-alignment) and some form of memory scheme to store the interme­
diate reconstructed pixels after the horizontal inverse transforms The dynamic nature of the SA-IDCT 
processing coupled with the additional complexities compared to SA-DCT (see Section 4 11) make ef­
ficient hardware implementation difficult Previously proposed implementations of the SA-IDCT do not 
explicitly explain how they deal with the issues described in Section 4 11, and indeed some assume a
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Figure 4.5: Auto-Aligning Architecture (Hsu et. al. 1235])
priori information about the shape information.
A unified architecture capable o f computing both SA-DCT and SA-IDCT is proposed by Tseng et. 
al. [201 ] (discussed in Section 3.2.2 in the context o f  SA-DCT). They propose a rcconfigurable variable 
A'-point ID DCT/1DCT processor, although only a block diagram is provided without a discussion on 
architectural features (sec Figure 3.9). The pipeline is dynamically configured according to the shape 
information. Details on the shape parsing and alignment arc also unclear but it seems that the shape is 
parsed serially in a vertical raster and fed to a look-up table that provides control configuration for the 
datapath. The re-alignment scheme is mentioned but not described apart from stating that the look-up 
table outputs re-shift the data. Explicit shifting o f data is inefficient in terms o f power consumption and 
also costs extra computation cycles.
Chen et. al. have also developed a unified architecture for SA-DCT and SA-IDCT [202, 109]. Its 
architectural features arc discussed in Section 3.2.2 in the contcxt o f SA-DCT. The paper proposes a 
variable A'-point ID DCT/IDCT datapath and does not include shape parsing or data re-alignment logic. 
As outlined in Section 3.2.2, the datapath requires approximately 3100 gates (including a single adder 
and no multipliers) and has a worst case clock cyclc latency o f 124.
Hsu et. al. have proposed an architecture specifically for the SA-IDCT [235]. A block diagram is 
shown in Figure 4.5, and it has a similar structure to the SA-DCT architecture proposed by the same 
authors [203] (as discussed in Section 3.2.2). The datapath uses time-multiplexed adders and multipliers 
coupled with an auto-aligning transpose memory. As is clear from Figure 4.5, the datapath is imple­
mented using 4 multipliers and 12 adders. The worst case computation cycle latency is 8 clock cycles. 
The transpose memory in Figure 4.5 is used to store the intermediate reconstructed pixels computed 
by the horizontal inverse transformations prior to vertical inverse transformation. In contrast to their 
SA-DCT architecture described in [203], it is not clear how their SA-IDCT auto-alignment address gen­
eration logic operates. The architecture also employs skipping o f  all-zero input data to save unnecessary 
computation, although again specific details discussing how this is achieved are omitted. As is the case 
for their SA-DCT architecture, the critical path caused by the multipliers in this SA-IDCT architecture 
limits the maximum operating frequency and has negative power consumption consequences.
The SA-IDCT architecture proposed in this thesis addresses the issues outlined by employing a
reconfiguring adder-only based distributed arithmetic structure As discussed in Chapter 3, multipliers 
can be prohibitive compared to adders in terms of area and power consumption Hence by avoiding 
multipliers, the author believes that the proposed architecture offers a better trade-off between speed, 
area and power The datapath computes serially each reconstructed pixel fc (fc =  0, , 7 V - l ) o f a n  
iV-point ID IDCT by reconfiguring the datapath based on the value of k  and N  Guarded evaluation and 
local clock gating are employed using k and N  to ensure that redundant switching is avoided for power 
efficiency A transpose memory (TRAM) has been designed whose surrounding control logic ensures 
that the SA-IDCT data re-alignment is computed efficiently without needless switching or shifting A 
pipelined approach alleviates the computational burden of needing to parse the entire shape 8 x 8  block 
before the SA-IDCT can commence
Due to the additional algorithmic complexity, it is more difficult to design a unified SA-DCT/SA- 
IDCT module compared to a unified 8 x 8  DCT/IDCT module The reasons for not attempting to do so 
m the proposed work may be summarised as follows
•  A video decoder only requires the SA-IDCT Since SA-DCT and SA-IDCT require different ad­
dressing logic, embedding both in the same core will waste area if the final product is a video 
decoder application only
•  A video encoder needs both SA-DCT and SA-IDCT, but if  real-time constraints are tight it may 
be required to have the SA-DCT and SA-IDCT cores executing in parallel If this is the case, it 
makes sense to have a dedicated task-optimised core Admittedly, this has negative silicon area 
implications
•  Even though the addressing logic for SA-DCT and SA-IDCT are quite different, the core datapaths 
that compute the transforms are very similar Therefore it may be viable to design a unified variable 
TV-point ID DCT/IDCT datapath and have separate dedicated addressing logic for each Future 
work could involve designing such an architecture and comparing its attributes against the two 
distinct dedicated cores presented in this thesis
4.3 SA-IDCT Datapath Architecture
The top-level SA-IDCT architecture is shown in Figure 4 6, comprising of the TRAM and datapath with 
their associated control logic It has a similar architecture to the SA-DCT proposed in Chapter 3 (see 
Figure 3 12) For all modules, local clock gating is employed based on the computation being earned out 
to avoid wasted power The addressing control logic (ACL) firstly parses the the 8 x 8 shape information 
in a vertical raster fashion (as in Figure 4 7) to interpret the horizontal and vertical N  values as well as 
saving the shape pattern into interleaved buffer register files Each register file is 128 bits wide (16 x 4- 
bits for N  values plus 64 bits for shape pattern) Interleaving the data increases throughput since when 
one 8 x 8  block is being processed by the SA-IDCT logic, the ACL can begin to parse the next block into 
the alternate interleaved buffer The ACL then uses the parsed shape information to read the input SA- 
DCT coefficient data from memory -  this requires n u m jvo jp e ls  memory accesses where n u m .vo jp e ls  
is the subset o f pels in the 8 x 8 block that form part o f the VO The SA-DCT coefficients are parsed in a 
honzontal raster fashion (e g Figure 4 7) Each successive row vector is stored in an alternate interleaved 
buffer to improve latency
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Figure 4.6: Top-Level SA-IDCT Architecture
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Figure 4.7: SA-IDCT Vertical Alpha Scanning and Horizontal Coefficient Scanning
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When loaded, a vector is then passed to the variable TV-point ID IDCT module, which computes 
all N  reconstructed pixels serially in a ping-pong fashion (1 e f [ N  — l ] , f [0], f [N — 2],f[l],  ) The
reason for this order is discussed in Section 4 3 3 The variable A/'-point ID IDCT module is a five 
stage pipeline and employs adder-based distributed arithmetic using a multiplexed weight generation 
module (MWGM) and a partial product summation tree (PPST), followed by even-odd recomposition 
The MWGM and the PPST are very similar in architecture to the corresponding modules used for the 
SA-DCT as discussed in Chapter 3 The even-odd recomposition module has a three clock cycle latency 
whereas the corresponding decomposition module used for the SA-DCT in Chapter 3 has only a single 
cycle latency This accounts for the additional two cycles over the variable JV-point ID DCT module
The TRAM has a 64 word capacity, and when storing data the index k  is manipulated to store the 
value at address 8 x N_vert[k] +  k  after which Njvert[k]  is incremented by 1 The TRAM addressing 
scheme used by the ACL looks after the horizontal and vertical re-alignment steps by using the parsed 
shape information The data read from the TRAM is routed to the datapath which is re-used to compute 
the final reconstructed pixels that are driven to the module output along with its address in the 8 x 8 
block according to the shape information
4 3 1 R econfiguring A dder-B ased D istributed A rithm etic D ot Product
The dot product o f a ID coefficient data vector with the appropriate N-point IDCT basis vector yielding 
reconstructed pixel k  is computed using a reconfiguring adder-based distributed arithmetic structure (the 
MWGM) followed by a PPST The architecture is almost identical to the one used for the forward SA- 
DCT (as shown in Figure 3 15 and Figure 3 19) and has been designed in the same manner using the 
recursive iterative matching algorithm [40] The advantages of such a structure may be summarised as 
follows
•  Power consumptive multipliers are avoided in favour of an adder-only structure
•  The re-configuring structure promotes hardware re-use
•  Balanced adder network for regularity and to reduce the probability of glitching
•  Local clock gating of distributed weight registers
The primary difference for the SA-IDCT MWGM is that the multiplexer configurations controlled by 
{k,  N ]  are different since the IDCT basis vectors are different to those of the forward DCT In fact the 
MUX configurations for odd k  for all N  are actually identical to the forward transform but not so for 
even k  This is due to anti-symmetry of the odd transform basis vectors
Experimental results have shown that for a range of video test sequences, 13 distributed binaiy 
weights are needed to adequately satisfy reconstructed image quality requirements (see Section 4 5 1) 
As expected, this is identical to the precision required for the forward SA-DCT as discussed in Chapter 3 
The 11 adders needed for the SA-IDCT MWGM are identical to those used for the forward SA-DCT 
Hence it is possible to extend the capability of a single MWGM module for both forward and inverse 
transform processing by extending the multiplexor configuration signal from the current 6-bit { k :N }  to 
a 7-bit signal { k , N ,  m ode} (mode =  0 => SA-DCT m ode =  1 =>• SA-IDCT)
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Table 4 1 Total Number of Unique Possibilities for Each Distributed S A-IDCT Weight
W o W -  2 W _ 3 J W -  4 W -  s W _ 6 W -  7 W -  8 W - 1Q W -  u W —i2
# Unique 
Selections 8 9 11 1 3
1 2 1 3 1 2 11 9 1 2 1 5 1 2 1 2
Figure 4 8 Even-Odd Recomposition (EOR) Architecture
Like the SA-DCT MWGM, a certain degree of overlap exists for the distributed weight values over 
the 36 valid cases possible using configuration signal { k , N }  This case overlap decreases the synthe­
sised MUX complexity For each of the 36 cases there are 16 possible values for a weight (zero and 
signals xO x l  x2 x3 xOl, x23 x02 x03 x l2  xl3 , x01x23 x01x2 x01x3, x02x3 x!2x3  in Figure 3 15) 
However, of the 36 valid configurations for each weight, only a subset o f these 16 possibilities are used as 
illustrated in Table 4 1 The weights are then combined by the PPST to produce pixel f ( k )  as described 
in Section 4 3 2
4 3 2 Partial P roduct Sum m ation Tree
The use of adder-based distributed arithmetic necessitates a PPST to combine the weights together to 
form the reconstructed pixel The architecture used for the PPST m Figure 4 6 is identical to that shown 
m Figure 3 19 (apart from the rounding ranges used) The reconstructed pixels after the horizontal 
inverse transforms are rounded to 11 /  fixed-point bits (11 bits for integer and /  bits for fractional) and 
the experiments show that /  =  4 represents a good trade-off between area and performance This implies 
that each word in the TRAM is 15 bits wide The final reconstructed pixels produced after the vertical 
inverse transforms are rounded to 9 0 bits and are routed directly to the module outputs
4 3 3 E ven-O dd R ecom position
The purpose of the even-odd recomposition (EOR) circuit is to combine successive values produced by 
the PPST and reform the reconstructed pixel values The reason for this is explained by the mathematics 
of EOD/EOR Consider Equations 4 la  and 4 lb  which are the general iV-point even-odd decomposition 
equations (Equations 3 11a and 3 11b take the value N  =  8) Substituting into Equations 4 1c and 4 Id 
yield the corresponding inverse transform equations by even-odd recomposition (refer to Section 2 2 2 
for a discussion on the mathematics of orthogonal forward and inverse transform pairs)
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F  e v e n  —  <
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(4 1a)
if N  even,
if N  odd
(4 lb)
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x  F,
0 0 5  0
x  A f
0 5 0 0
0 0 0 0 5  0
0 0 0 0 0 5
N /2  x N /2  
0 5 0 0 0
0 0 5  0 0
0 0 0 0 5  0
0 0 0 0 1
k (7V +  l ) / 2 x ( i V + l ) / 2
x s  if  N  even,
(4 1c)
if  N  odd
Lodd X F rydd — rfX A  0dd x d
0 5 0 0 0
0 0 5 0 0
0 0 5 0
0 0 0 5
N /2  x N /2  
0 5 0 0 0
0 0 5 0 0
0 0 5 0
0 0 0 5
x d if N  even,
(4 Id)
x d  if N  odd
(N  — l ) /2  x { N - l ) / 2
The crucial point to note from Equations 4 lc and 4 Id is that recomposition produces added/sub­
tracted pairs o f the original pixel values scaled by 0 5 This is except for the one particular case of the 
middle odd index pixel when N  is odd (e g pixel k  = 3 when N  = 7) This is because this middle odd 
pixel does not contribute to any of the odd coefficients when N  is odd (as is clear from Table 3 1) Math­
ematically speaking the data is scaled sincc the EOD basis matrices are not orthogonal so A ^ d x A 0^  
or A j ven x A even will not result in the identity matrix
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Table 4 2 SA -ID C T EOR Ping Pong Data Ordering
N data[0] data[l] data[2] data[3] data [4] data[5] data[6] data [7]
8 1 W ! " m - m2
r m m
2 m - m2 m + m2 m - m2 2 m - m2
7 n m + m m - m /(!)+/<*)2
m ) - m
2
m + m )
2 m - m7 / (  3)
6 m + m2
m - n  5) 
2
m ) + m m + m )
.... 2
/ ( 2 ) - / ( 3 )
2
5 m + m2
m - m
2
f w + m
■ ... 2........ m - m2 / (  2)
4 0 )+ J W m - m )2
/ ( l ) + / ( 2 )
2 2
3 m + m2
m - m / ( I )
2 m + m2
m - n  i) 
2
1 / (  0)
Using a serial computation scheme the order of data entering the EOR module for different N  is 
summarised in Table 4 2 The EOR module converts these sequences into the original pixel values 
Taking N  — 8 as an example, data[0] + data[l] =  /(0 )  and t/aia[0] — daia[l] =  /(7 )  The EOR module 
takes successive pairs o f samples and recomposes the original pixel values but in a ping-pong order 
( / ( 0 ) , / ( 7 ) , / ( l ) , / ( 6 ) ,  ) This data ordering eliminates the need for data buffering that is required if
the sequence generated is ( /(0 ) , / ( l ) ,  / (2 ) ,  / (3 ) ,  ) The ping-pong ordering must also be taken into
account by the addressing and control logic responsible for intermediate data storage m the TRAM and 
vertical re-alignment of the final coefficients (see Section 4 4)
A schematic of the EOR module is shown m Figure 4 8 It has a three stage pipeline and the data 
flow is controlled by three multiplexers The input signal data[i) is updated on every cycle for N  cycles 
from 2 =  0,1 , , N  — 1 The pipelined even / odd control signal is set or cleared depending on whether
the corresponding pipelined value of % is even or odd The signal oddN  - k - fm a l  is asserted whenever 
the condition % =  N  -  1 and N  is odd is detected at the second pipeline stage This deals with the 
special case of the middle odd index pixel when N  is odd as outlined earlier The advantageous features 
of the EOR module are its simplicity and efficient resource usage The interleaved pipeline means that 
the module can sample new data every clock cycle
4 4 SA-IDCT Memory and Control Architecture
The primary feature of the memory and addressing modules in Figure 4 6 is that they avoid redundant 
register switching and latency when addressing data and storing intermediate values This is achieved 
by manipulating the shape information The architectures are similar to the corresponding forward SA- 
DCT counterparts outlined in Section 3 5 However, the distinctions between the SA-DCT and SA-IDCT 
algorithms necessitate different addressing strategies
The ACL (Figure 4 9) parses shape and SA-DCT coefficient data from an external memory and routes 
the data to the variable JV-point 1DIDCT datapath for processing in a row-wise fashion The intermediate 
coefficients after the horizontal processing are stored in a transpose memory (Figure 4 11) The ACL 
then reads each vertical data vector from this transpose memory for vertical inverse transformation by 
the datapath
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Figure 4.9: SA-IDCT ACL Architecture
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Figure 4.10: SA-IDCT ACL Data Processing Pipeline
4.4.1 A ddressing/R outing C ontrol Logic
Since the alpha information must be fully parsed before any horizontal IDCTs can be computed, the SA- 
IDCT algorithm requires more computation steps compared to the forward SA-DCT. The proposed ACL 
tackles this by employing two parallel finite state machines -  one for alpha parsing and the other for data 
addressing. This reduces the algorithm processing latency. As clear from Figure 4.9. the ACL has two 
interleaved buffers for storing parsed shape information {bufferX and bufferY). The parallel processing is 
described by the following sequential steps (also illustrated by Figure 4.10):
1. Parse alpha block b into shape bufferX if b even or bufferY if b odd while in parallel the datapath 
computes vertical IDCTs on block b 1.
2. The datapath computes horizontal IDCTs on block b. Then b is incremented by one and the 
processing returns to step 1.
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As is clear from Figure 4 10, the parallel state machines mean that the variable iV-point IDCT datapath 
is continuously fed with data after the first pipeline stage Apart from the parsing of the very first alpha 
block, no additional computation cycles are caused by the requirement to parse the shape information 
prior to IDCT processing The shape information is parsed according to the pseudo code m Figure 4 1 
Each of the 16 N  values are stored in a 4-bit register and the shape pattern is stored in a 64-bit register 
The shape pattern requires storage for the vertical re-alignment step, smce this re-alignment cannot be 
computed from the N  values alone A run-length encoding scheme was considered for storing the shape 
pattern but was dismissed as too complicated given that the datapath produces reconstructed data in a 
ping-pong order This would either require a complex run length decoder or a sophisticated ping-pong 
run length encoding scheme Hence, a 64-bit register with very simple control logic was chosen
Once an alpha block has been parsed, the data addressing finite state machine uses the horizontal 
N  values to read SA-DCT coefficient data from an external memory row by row Since the shape in­
formation is now known, the state machine only reads from memory locations relevant to the VO (see 
Figure 4 7) Like the SA-DCT ACL discussed in Section 3 5 1, the SA-IDCT ACL uses a parallel/inter­
leaved data buffering scheme to maximise throughput By virtue of the fact that the SA-DCT coefficients 
are packed into the top left hand comer of the 8 x 8 block, early termination is possible for the horizontal 
IDCT processing steps If the horizontal N  value for row index j  has been parsed as 0 it is guaranteed 
that all subsequent rows with index >  j  will also be 0 since the data is packed Hence the vertical IDCT 
processing can begin immediately if  this condition is detected
The data addressing finite state machine reads intermediate coefficients column-wise from the TRAM 
for the vertical IDCT processing Early termination based on N  =  0 detection is not possible in this case 
since the data is no longer packed (e g Figure 4 1) When a column is being read from the TRAM, 
the data addressing FSM also re-generates the original pixel address from the 64-bit shape pattern This 
64-bit register is divided into an 8-bit register for each column Using a 3-bit counter, the state machine 
parses the 8-bit register for the current column until all N  addresses have been found These addresses 
are read serially by the N --point IDCT datapath as the corresponding pixel is reconstructed
4 4 2 T ranspose M em ory
The TRAM in Figure 4 11 is a 64-word x 15-bit dual port RAM that stores the reconstructed data 
produced by the horizontal inverse transform process This data is then read by the ACL in a transposed 
fashion and vertically inverse transformed by the datapath yielding the final reconstructed pixels The 
TRAM itself is identical to the structure proposed in Chapter 3 for the SA-DCT, but the addressing logic 
is different As is clear from Figure 4 11, when storing data here the index k  is manipulated to store 
the value at address 8 x N jcurr[k] +  k Then Njcurr[k] is incremented by 1 After the entire block 
has been horizontally inverse transformed, the TRAM has the resultant data packed to the top left comer 
of the block (e g top right block in Figure 4 1) For the subsequent vertical inverse transformations, 
the ACL data addressing state machine combined with the N  value registers beside the TRAM read the 
appropnate data from the TRAM Horizontal re-alignment is intrinsic in the addressing scheme meaning 
explicit data shifting is not required Instead, manipulating the shape information combined with some 
counters control the re-alignment
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Figure 4 11 SA-IDCT TRAM Architecture
4.5 Experimental Results 
4 5 I F ixed-P oint V ariable A -point ID  ID C T  D esign
The SA-IDCT core presented m this thesis has two sources of round-off error inherent in its behaviour, 
namely the DA precision \P + 1 -  Q| (see Section 3 2 17) and the intermediate coefficient precision 
T  =  11 /  (see Section 4 3 2) These are the same sources of error incurred by the SA-DCT core 
discussed in Chapter 3 The DA precision in this case represents the number of bits used to represent 
the cosine constants o f the variable iV-point ID IDCT basis functions These inverse basis functions 
are the transposed matrices of the forward SA-DCT basis matrices in Figure 3 3 Since cosine values 
are guaranteed to be in the range [—1,1], the value of P  =  0 in Equation 3 6 introduces no error The 
mathematical properties of a 1D N-point IDCT imply that 11 bits is enough to capture the integral part 
without any loss incurred [142] Since the cosine functions are theoretically infinitely precise, rounding 
the fractional part o f the result to T  =  11 /  bits introduces loss
The values of Q and /  are design parameters Since both increase the circuit area the larger they are, 
the goal is to keep these parameters as low as possible according to design constraints In Section 3 6 1 
o f Chapter 3, experiments show that MPEG-4 precision requirements are met with Q = —12 (13-bit 
cosine constants according to Equation 3 6) and /  =  4 (11 4 = 15-bit transpose memory) Since the SA- 
IDCT is simply the inverse process of the SA-DCT, it is expected that the same values o f Q and /  will 
suffice for the SA-IDCT Nevertheless, experiments were earned out to venfy this claim For MPEG- 
4 standard compliance, the SA-IDCT implementation must satisfy the IEEE 1180-1990 [173] standard 
with some simplifications as specified by the MPEG-4 standard [66] as summansed in Figure 4 12 The
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Table 4.3: SA-IDCT Core IEEE 1180-1990 Resu
- L .H ] Sign OM SE
PSNR
[dB]
Sign OM SE
PSNR
[dB]
[-256,255] +1 0.545 50.766 -I 0.544 50.774
[-5,5] + 1 0.494 51.196 -1 0.494 51.196
[-384,383] + 1 0.357 52.602 -1 0.357 52.602
ts for Q  =■ -12, /  = 4
reconstructed pixels are said to be compliant if  they arc w ithin two grey levels o f  the same data that has 
undergone a double precision SA-DCT/SA-IDCT process. The test vectors used were generated by the 
random number generator specified by the IEEE 1180-1990 standard [173], as described in Chapter 3. 
Experiments have shown that indeed Q  — 12 and /  =  4 are required to meet the standard requirements.
The OMSE and PSNR results for each standard experiment are summarised in Table 4.3.
4.5.2 Evaluation A gainst Prior Art
The SA-IDCT architecture has been implemented in Verilog and synthesised targeting the same three 
technologies introduced in Chapter 3: a 0.09//m low power standard cell ASIC library by Taiwan Semi­
conductor Manufacturing Company (TSMC), a Xilinx Virtcx-ll FPGA and a Xilinx Virtex-E FPGA. The 
ASIC flow is necessary for benchmarking against prior art architectures, and the FPGA flows are used for 
conformance testing with the MPEG-4 standard requirements and embedded system prototyping. The 
ASIC synthesis results are summarised in Table 4.4 . The SA-IDCT architecture has been physically 
implemented on the two FPGAs listed as part o f the two integration frameworks introduced in Chapter 3. 
The SA-IDCT FPGA synthesis results are discussed in Section 4.5.3 and Section 4.5.4.
4.5.2.1 Area and Speed
This section attempts to compare the SA-IDCT architecture proposed in this thesis against prior art 
in terms o f  speed and area using the normalisations introduced in Chapter 2 for meaningful analysis. 
The corresponding values for the prior art and the proposed archuccturc arc summarised in Table 4.4.
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Table 4.4: S A -ID C T  90nm TSM C  Synthesis Results and Benchmarking
Architecture
Process
[pm]
Cycle Count + * Gates PGCC
Speed
[MHz]General Max Min
Chen [109] 0 0.35
n/a 124G 14 1 0 3157 3.9x105
83
★ n/a 1984Ü 14 n/a n/a 5775 3 .9 x l0 7
Hsu[235]
V
0.18
a 'a 8D 3 12 4 n/a a ’a
62.5
★
n/a 84Ü n/a
n/a n/a 377685
3 .2x10 '
n/a 101 n/a 3.8x10®
Proposed
Approach
0 0.09
iV +  4 12D 5 24 0 9780 1.2x10s
588
★ n/a 188D 125 32 0 27518 5.2x10*»
Key: 0  => Datapath Only, ★ => Datapath & Memory
Operating Modes: □  => No Zero Skipping. ■  => Zero Skipping Implemented
Syntliesising the proposed design with Synopsys Design Compiler targeting TSMC 0.09//m TCBN90LP 
technology yields a gate count o f 27518. The area o f the variable JV-point ID IDCT datapath is 9780 
(excluding TRAM memory and ACL). Both gate counts are used to benchmark against other proposals 
according to the results available in the literature. This is an improvement over Hsu [235] and offers a 
better trade-off in terms o f  cycle count versus area compared with Chen [109], as discussed subsequently. 
Similar to the SA-DCT architecture proposed in Chapter 3. no multipliers have been used. The datapath 
uses adders only -  24 in total -  divided between the EOR module (1). the MWGM (11) and the PPST 
(12). Using the estimation that a multiplier is equivalent to about 20 adders in terms o f area, the adder 
count o f  the proposed architecture (24) compares favourably with Hsu[235] (4x 2 0  + 12 = 92). This is 
offset by the additional MUX overhead, but as evidenced by the overall gate count figure o f the proposed 
architecture, it still yields an improved circuit area. By including the TRAM (1) and the ACL controller 
(7), an additional 8 adders arc required by the entire proposed design. In total, the entire design therefore 
uses 32 adders and no multipliers.
The worst case clock cycle latency o f  the SA-DCT core is 188 cycles, and this latency is incurred 
when processing an 8 x 8 opaque block (an internal block in the VO). For boundary blocks the latency 
is 188 (64 opaquc-pels), where opaque.pels is the number o f VO pels. Hence, when working
out the real-time processing constraints for the proposed SA-IDCT module, the worst case latency of 
188 cycles must be used. CIF resolution with a frame rate o f 30 fps requires 71.28 x 103 blocks to be 
processed per second. This translates to a maximum block processing latency o f approximately 14/is. 
Given that the proposed SA-IDCT module requires at worst 188 cycles to process a block, this means 
that the longest allowable clock period for the proposed SA-DCT module is approximately 74.6ns. This 
translates to a minimum operating frequency o f about 14MHz. Table 4.4 shows that the maximum 
achievable frequency with TSMC 0.09//m TCBN90LP technology is 588MHz, so the proposed SA- 
IDCT core can comfortably meet real-time constraints. Running at 588MHz, the proposed core can 
proccss a single 8 x 8  block in 338ns. At this frequency, the design is capable o f a throughput o f  200 
Mpixel/s. As discussed in Chapter 2, the design should run as slow as possible (14MHz) for low power 
consumption, and the maximum throughput in this case is 4.8Mpixel/s.
In Chapter 2, thc  product o f  gate count and computation cycle (PGCC) was proposed as a good metric 
tlwt combines speed and area properties for benchmarking competing circuit architccturcs that implement
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the same task (in this case the SA-IDCT). Table 4.4 shows that the proposed SA-IDCT architecture 
improves upon the Chen architecture [1091 in terms o f PGCC by an order o f magnitude (5.2 x 106 versus 
3.9x 10?). Benchmarking against the Hsu architecture [235] is less straightforward since that architecture 
can operate in zero skipping mode as described in Section 4.2.2. Also, Hsu et. al. do not mention 
specifically the computational cycle latency o f  their architecture. They do quote the average throughput 
in Mpixel/scc o f their module in both no skip mode and zero skipping mode. From these figures, the 
author estimates that the cycle latency in no skip mode is 84 cycles and averages 10 cycles in zero 
skipping mode. Compared to the Hsu et. al. no skip mode, the proposed architecture, which does not 
implement zero skipping, improves upon the Hsu architecture in terms of PGCC by an order o f magnitude 
(5.2x 1()6 versus 3 .2x 107). When comparing the proposed architecture against the zero skipping mode 
o f the Hsu architecture, the Hsu architecture is slightly better, although the results have the same order 
o f magnitude (5.2 x 10K versus 3.8 x 106). However, since the proposed architecture represents an order 
o f magnitude improvement when both are in no skip mode, it is reasonable to assume that in the future 
if  a zero skipping mode is incorporated into the proposed architecture, it will also improve on the zero 
skipping mode o f the Hsu architecture. A zero skipping extension o f the proposed architecture is a 
clear future research task for the author, and this is discussed in Chapter 6. However, it must be noted 
that the gate count o f the current implementation o f die proposed design is much smaller than the Hsu 
architecture (27518 versus 377685).
4.5.2.2 Power Consum ption and Energy Dissipation
As discussed in Chapters 2 and 3, some approximate normalisations must be used to aid power con­
sumption benchmarking o f hardware accelerators from the available parameters generally quoted in the 
literature (power, voltage, frequency and process technology). The benchmarking outlined in this section 
is based on the normalisation formulae outlined in Section 2.3.2.5 o f Chapter 2). To analyse the power 
consumption o f the proposed SA-IDCT IP core, the method described in Section 2.3.2.4 is followed. 
In summary, this involves a back-annotated dynamic simulation o f the gate level netlist. This netlist is 
generated by the synthesis tool for TSMC 0.09//m TCBN90LP technology. The Synopsys Prime Power 
tool is used to analyse the annotated switching information from a VCD file.
As discussed in Chapter 2, the power consumption o f a circuit is heavily dependent on the nature 
o f the input stimulus. In the case o f  the SA-IDCT, typical input stimulus are readily available from 
the standard video test sequences (and segmentation masks) defined by the MPEG-4 Video Verification 
Model [209]. The set o f 6 test sequences used for the SA-DCT power analysis experiments presented in 
Chapter 3 are also used for the SA-IDCT power analysis. Firstly, each o f  the 6 test sequences are trans­
formed into their frequency domain representation using a double precision software implementation of 
the SA-IX'T. Then, as defined by the MPEG-4 standard, the frequency domain coefficients are rounded 
to 12-bit integer precision. It is this 12-bit SA-DCT coefficient data that is used to as input data to the 
proposed SA-IDCT module along with the corresponding segmentation mask for power analysis simula­
tions. Power analysis was carried out for each o f the 6 test sequences. The power waveforms for each of 
these sequences are shown in Figure 4.13 to Figure 4.18. Just like the SA-DCT waveforms presented in 
Chapter 3, it is clear that the power consumption o f  the SA-IDCT architecture varies in proportion to the 
sr/t? o f the object. For example, as the person in the “hall monitor" teat scqucncc approaches the camera, 
the power increases until it suddenly drops when the person leaves the scene through a door. This is ex-
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Table 4 5 SA -ID C T 90nm TSM C Power Consumption
Test Sequence Average Power [mW]
Andy 0 404
Coastguard Object 1 0 465
Container Object 1 0 482
Hall Monitor Object 2 0 429
Sean 0 504
Weather 0 488
Random Data 0 686
pected since the proposed SA-IDCT architecture terminates processing earlier for smaller shape blocks 
The average power for each simulation is given in Table 4 5, and the average power figure over all 6 test 
sequences is 0 46mW
Another set o f power analysis simulations were run using random data as stimulus To achieve 
this, random 8 x 8  pixel and alpha block pairs were generated using a software program This random 
data is then transformed using a software implementation of the SA-DCT as descnbed previously, and 
the resultant random coefficients are used as stimulus to the SA-IDCT block As argued in Chapter 3, 
random data simulations generate an estimate for worst case power consumption This is because unlike 
natural video data, there is a very low probability of adjacent pixel or shape correlation with random 
data For natural video blocks, the SA-DCT decorrelates most o f the information into relatively few 
low frequency coefficients and much of the high frequency coefficients are zero valued In the case of 
random coefficient blocks, there is not as much decorrelation -  hence the input stimulus used in the 
random simulations is more likely to generate circuit switching To get an estimate for worst case power, 
10 simulations were run using 50 random coefficient and alpha 8 x 8  block pairs as stimulus, with 
different seeds used for the random number generators to guarantee 10 unique data sets The power 
figure quoted in Table 4 5 is the average value over the 10 random data simulations As expected, the 
value of 0 686mW is slightly higher compared to 0 46mW, which is the average power consumption over 
all the video test sequence simulations
Two of the SA-IDCT implementations in the literature quote power consumption figures and the pa­
rameters necessary against which to perform normalised benchmarking the architectures by Hsu et al 
[235] and Chen et al [109] The normalised power, energy and Energy-Delay Product (EDP) figures 
are summarised in Table 4 6 Note that the energy figures quoted in the table are the normalised energies 
required to process a single opaque 8 x 8  block The proposed SA-IDCT architecture improves upon 
the Chen architecture in terms of normalised power, energy and EDP The EDP results are particularly 
impressive (0 50 pJs versus 7 11 pJs) This gain is predominantly attributable to the much improved 
clock cycle latency (188 versus 1984) Compared to the Hsu architecture (m no skip mode), the pro­
posed architecture is again better in terms of normalised power, energy and EDP Table 4 6 shows that 
the Hsu architecture m zero skipping mode outperforms the current implementation of the proposed de­
sign (no zero skipping) in terms of Energy and EDP, despite the fact that the current implementation 
of the proposed design has a better normalised power consumption performance This is a direct con­
sequence o f the reduced clock cycle latency achievable with a zero skipping scheme As mentioned in 
Section 4 5 2 1, future work on the proposed SA-IDCT architecture will involve incorporating an appro-
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Tabic 4.6: Normalised S A -ID C T  Power and Energy Benchmarking
Architecture Process Voltage Power
Power
(V.L) Delay
Speed Power
(V.LJ)
Energs EDP
[/im] [V] [mW] [mW] [C'lks] (MHz] [mW] [nJ] [pJs]
Hsu[235] 0.18 1.8
467.04 467.04* 84
62.5
467.04* 627.70* 0.84*
■ 55.60 55.60° 10 55.60° 8.90° 0.00 lo
Chen[109] □ 0.35 1.2 12.44 12.44* 1984 25 12.44* 297.36* 7.11-
Proposed 2.76* 2.76* 37.06* 0.50*
Approach □ 0.09 1.2 0.46 2.76° 188 14 2.76° 37.06« 0.40°
10.44* 10.44* 140.13* 0.40*
Operating Modes: □  => No Zero Skipping. ■ => Zero Skipping Implemented
priate zero skipping scheme, as discussed in Chapter 6. It is expected that this future work will improve 
the performance o f the proposed architecture significantly.
As is the case for the SA-DCT results presented in Chapter 3, it must be conceded that despite these 
normalised benchmarking figures, the validity o f these figures is still open to debate. This is because 
the power figures for each o f the target technologies are obtained using different power estimation tools 
and configurations. Since the sw itching activity in a module is dependent on its data load (and this is 
particularly true for SA-IDCT). the same testbcnch should really be used for fair comparisons when 
generating VCD files.
4.5.2.3 Benchm arking Power & Energy Against Software
In Chapter 3. experimental results are presented that compare the power and energy performance o f the 
proposed SA-DCT accelerator against the MPEG-4 Part 7 optimised software implementation o f the SA- 
DCT [210] running on tw-o embedded processors. The same set o f  experiments were conducted for the 
MPEG-4 Part 7 optimised software implementation o f  the SA-IDCT. and the results are presented in this 
section.
The first experiment involved taking a physical measurement o f the current drawn by an ARM920T 
processor [211], and the steps taken are identical to the corresponding SA-DCT experiment outlined in 
Section 3.6.2.3. The ARM prototyping platform used is desenbed in more detail in Section 3.6.4. The 
power waveform obtained for a single SA-IDCT iteration processing an opaque 8 x 8  block is shown in 
Figure 4.19. and the average power is approximately l5mW. Interestingly, this power figure is the same 
as the ARM920T power figure estimated for the SA-DCT software implementation in Chapter 3. This 
similarity verifies the first order approximation by Sinha and Chandrakasan that the power dissipated 
by a processor is program independent, as discussed in Chapter 2. Using the same power and energy 
normalisations as before, the results presented in Table 4.8 clearly show that the SA-IDCT hardware ar­
chitecture proposed in this thesis is much more efficient compared to a  software implementation running 
on that ARM920T processor.
The second experiment leverages the JouleTrack tool, as introduced in Section 3.6.2.3 and described 
in detail in [103, 104], The simple program as described earlier was uploaded to JouleTrack executing 
1000 iterations of the SA-IDCT algorithm, and the results are shown in Table4.7. The profiling results for 
the different processor cycle modes as well as a breakdown o f leakage and switching power are illustrated 
in Figure 4.20. Again, the Sinha and Chandrakasan approximation is verified sincc the power figure of
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Figure 4.19: MPEG-4 Part7 SA-IDCT ARM920T Power Consumption
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356mW is the same as the SA-1100 power figure estimated for the SA-DCT software implementation in 
Chapter 3. Table 4.8 illustrate that the proposed hardware SA-IDCT architecture is much more efficient 
compared to the reference software implementation executing on the SA-l 100 processor.
As is the case for the SA-DCT software implementation discussed in Chapter 3, the SA-IDCT soft­
ware implementation used for these experiments has not been optimised for an embedded processor like 
the ARM920T or the StrongARM SA-l 100, despite being the official MPEG-4 Part 7 optimised soft­
ware implementation. However, following the same arguments presented in Section 3.6.2.3, the results 
presented in Table 4.8 validate the energy efficiency o f SA-IDCT architecture proposed in this thesis 
compared to a software implementation.
Table 4.7: Software SA-IDCT StrongARM SA-l 100 Energy Statistics
O perating  Frequency 206 MHz
O perating Voltage 1.5 V
Execution Tim e 442.857 /is
Average Switching C u rren t 0.2046 A
Average I.eakage C u rre n t 0.0330 A
Total Energy 157.83 fiJ
Average Power 356 mW
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Figure 4.20: MPEG-4 Pan 7 Fast SA-IDCT Energy Characteristics on StrongARM SA-l 100
Table 4.8: Normalised Power and Energy Benchmarking Against Software SA-IDCT
Process
Ul m]
Voilage
[V]
Power
[mW]
Power
(V.l)
[mW]
Delay
I/«]
Speed
[MHz]
Power
( y.Lj)
[mW]
Energy
[nJ]
EDP
[pJsJ
ARM920T 0.25 2.5 15.00 15.00* 3100* 140 15.00* 47x 10J* 150X10-**
SA-l KM) 0.35 1.5 356.00 356.00* 442* 206 356.00- I58x 103* 70x 103*
Proposed
0.09 1.2 0.46
7.40* 14*
14 7.40* 99* 1.33*
Approach 8.70- 14- 68.70* 117* 1.57*
4.5.3 C onform ance Testing
The SA-IDCT implementation proposed in this chapter must pass the same conformance tests applied 
to the proposed SA-DCT implementation discussed in Chapter 3. These tests validate that the bitstream 
produced by the hardware accelerator is identical to that produced by the MPEG-4 reference software 
(212). For the proposed SA-IDCT implementation, the MPEG-4 reference software was compiled with 
the SA-IDCT software replaced by a user defined API call to the SA-IDCT hardware accelerator residing 
on an FPGA. Further details on the MPEG-4 conformance platform (proposed by the University o f 
Calgary) may be found in [213] and more details than practical to include here on the proposed SA- 
IDCT integration process (including hardware and software APIs) may be found in [236].
4 .5J.1  Conform ance H ardw are System
The SA-IDCT module has been integrated with an adapted version o f the multiple IP core hardware 
accelerated software system framework developed by the University o f Calgary (UoC) 1217], The hard­
ware is implemented on an Annapolis WildCard-ll PCMCIA FPGA prototyping platform [218]. The 
block level structure o f the system as shown in Figure 3.41 in Chapter 3 is also leveraged to integrate the 
SA-IDCT module. The MPEG-4 software nins on a host laptop Pentium4 processor and transfers data 
to and from the 2MB SRAM on the WildCard-ll. This is done across the PCI bus via a DMA controller. 
The SA-IDCT core is a memory mapped peripheral, and is activated by the host software by writing 
configuration data to a specific address in memory'. This write is detected by the master socket block and 
a strobe is issued by the interrupt controller to the specific SA-IDCT IP core hardware module controller 
(HWMC).
For integration with the UoC framework, a HWMC specific to the SA-IDCT IP core is required to 
control activation o f  the IP core and memory transfers to and from it. The HWMC shields the IP core
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from the WildCard-II platform specific interface signals (PCI and SRAM) making it easy to port the core 
to another platform (e g ARM based in as Section 3 6 4) The SA-IDCT has a variable load depending 
on the shape information and the SA-IDCT core has been designed such that it finishes processing smaller 
video object plane (VOP) blocks earlier The SA-IDCT HWMC has been designed with this in mind so 
that the SA-DCT relinquishes control o f the SRAM at the earliest possible moment
Due to the nature of the SA-IDCT computation, the IP core will not respond with output data until it 
has sampled all 64 bytes of the alpha block and opaque-pels) number of coefficients from the coefficient 
block memory The variable opaque-pels represents the number of object pixels in the current block 
belonging to the object Hence the SA-IDCT HWMC processing latency could be reduced by imple­
menting some prefetching and buffering of the next data block while waiting for the IP core to respond 
for the current block This idea is essentially the same as the prefetching idea mooted in Section 3 6 3 
for enhancing the SA-DCT HWMC This investigation is targeted as future work
4 5 3 2 MPEG-4 Reference Software API
The steps involved to integrate the SA-IDCT hardware accelerator with the MPEG-4 optimised reference 
software (Part 7) [210] are very similar to the steps followed for the SA-DCT accelerator (see Chapter 3) 
This integration is required to validate functionality and pass conformance testing according to MPEG-4 
Part 9 requirements For conformance testing o f hardware, ideally the software should require minimal 
modification for rapid verification For the SA-IDCT accelerator two minor modifications are required 
(see [236] for more details) The first modification involves editing the configuration steps of the MPEG- 
4 software to also program the WildCard-II FPGA fabric with the SA-IDCT accelerator, and allocate 
and bind the DMA pointers This allows both the application software and hardware accelerator to 
read/write in the same area of the WildCard-II SRAM transparently The second modification is in the 
CInvSADCT C++ class in file sadct cpp A new pre-processor directive is added to allow the codec to 
use either the SA-IDCT software algorithm or SA-IDCT accelerator on the WildCard-II By only making 
these straightforward changes, the minimal modification approach described in Chapter 3 is followed for 
the SA-IDCT conformance integration to facilitate rapid validation of the hardware accelerator with the 
reference software
4 5 3 3 Conformance Results
End to end conformance has verified that the bitstreams produced by the encoder with and without SA- 
IDCT hardware acceleration are identical The test vectors used were 39 of the CIF and QCIF object- 
based test sequences as defined by the MPEG-4 Video Verification Model [209] Synthesis results for the 
WildCard-II platform are shown m Table 4 9 The modified University o f Calgary integration framework 
takes up only approximately 11% of the FPGA resources leaving almost 90% for hardware accelerators 
The SA-DCT along with its HWMC require 27% The post place and route timing analysis indicates 
a theoretical operating frequency o f 75 3MHz so the IP core is able to handle real time processing of 
CIF sequences quite comfortably (assuming the same 14MHz constraint as before) Post place and 
route simulations were earned out on the netlist for VCD power analysis These simulations were run at 
75 3MHz (high throughput mode) and at 14MHz (low power mode) For each mode, 10 simulations were 
run using 50 random coefficient and alpha 8 x 8  block pairs as stimulus, with different seeds used for the
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Tabic 4.9: SA-1DCT FPGA Synthesis Results
TÉIRH Module Arra
(Gales)
fmnx
b s h
Power
(mWJ
1 hroughput
[ Mpixel'*] •
CLB
Slice*
Block
RAM*
(14MHz) | / m <) (l4MHr)
WildCard-II SA-IDCT 42787 W.3 301.13 56.34 25.6Ì 0 2763 (19%) 0
Virtcx-ll 5X-1BCT HWMC "3K SJ ' 97’B " na iva n/a na 0 1196 (^%) 0
XC2V3000 Mod. UoC Fw. 1020*5" 77.6 rva iva n/a n'a 0 r u r d n f t :
Integrator/CP SA-IDCT 3H2I 43.1 348.19 113.85 3306 4 .tt iva 2204 (11%) 0
Vincx-F. ¿A-IDC'I HWVlC 2Ò945 7S.J rva iva n'a na iva 1527 (6%) 0
XCV2000E ARM V§ 7o2o xfc.7 tva n'a n'a n'a iva }g| (i44) 0
random number generators to guarantee 10 unique data sets. The power figures quoted in I'able 4.9 are 
the average value over the 10 simulations for each mode. Random data is useful in this case to estimate 
a value for worst case power consumption, as discussed in Section 4.5.2.2.
4 .5 .4  S ystem  P ro to ty p in g
In Section 3.6.4 o f Chapter 3, it is argued that although the WildCard-II platform is useful for rapid 
validation and conformance testing, the system itself docs not represent a realistic architecture for a 
mobile embedded system. Hence Section 3.6.4 proposes an "ARM virtual socket” prototyping platform 
built around an ARM processor and the AMBA bus architecture, since the ARM family is the processor 
o f choice for wireless embedded systems. The proposed SA-IDCT IP core has been instantiated as a 
“virtual component” in this platform, as discussed subsequently.
4.5.4.1 ARM Virtual Socket Hardware
A system block diagram showing the ARM virtual socket hardware (implemented on the Virtex-E FPGA) 
is shown in Figure 3.42 in Chapter 3. The virtual component block encompasses a single hardware ac­
celerator IP core (in this case the SA-IDCT), and its associated HWMC. When strobed by a  software API 
call, the SA-IDCT HWMC initiates SRAM transfers to and from the IP core and has similar behaviour 
to the HWMC developed for the WildCard-Il platform (outlined in Section 4.5.3.1) but with an APB 
interface. Further details on the ARM virtual socket may be found in [216, 221J.
4.5.4.2 ARM Virtual Sockct Software API
The same software API presented in Section 3.6.4 o f Chapter 3 is used to allow transparent interaction 
for ARM compiled application software with the SA-IDCT hardware accelerator. Further details on the 
ARM virtual socket software API may be found in [216, 221 J.
4.5.4.3 Prototyping Results
The synthesis results in Table 4.9 illustrate that the SA-IDCT IP core also meets the real time frequency 
constraint o f  14MHz on the ARM virtual socket platform. The maximum possible operating frequency 
o f  the SA-IDCT core on this FPGA is 43.1MHz. Post place and route simulations were carried out on 
the netlist for VCD power analysis. These simulations were run at 43.1 MHz (high throughput mode) and 
at I4M H / (low power mode). For each mode, the random data configurations were used as described 
previously. The power figures quoted in Table 4.9 are the average value over the 10 simulations for cach
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mode These results show that in low power mode, the worst case power consumption is approximately 
113 85mW
4.6 Summary of Contributions
This chapter described the S A-IDCT algorithm in detail with special emphasis on the differences between 
it and the forward SA-DCT The SA-IDCT is effectively the reverse process of the SA-DCT, and this 
means data addressing is more challenging A comprehensive survey of pnor art implementations of the 8 
x 8 IDCT is provided, with emphasis on techniques that exploit the fact that much of the coefficient data 
processed by the IDCT is zero valued (thanks to the decorrelation o f the DCT process and subsequent 
quantisation) Prior art hardware implementations of the S A-IDCT are then discussed m depth Based on 
this discussion, it is concluded that just like the SA-DCT, some o f the prior SA-IDCT implementations 
do not address all o f the required processing steps, and none have been designed specifically with low 
energy in mind
Then, the author’s proposed SA-IDCT architecture is described in detail In Chapter 2 it was con­
cluded that most energy savings are achievable at the high levels o f design abstraction, so the proposed 
SA-IDCT has been designed accordingly The primary low energy features include efficient data ad­
dressing and reconstruction, data dependent clock gating, multiplier-free datapath, balanced delay paths 
and hardware resource re-use
The chapter concludes by benchmarking the proposed SA-IDCT architecture against the prior art, 
where possible In terms of area and latency, the PGCC metric shows that the proposed architecture 
outperforms the Chen [109] architecture and the Hsu [235] architecture (in no skip mode) Considering 
normalised energy and power, the proposed architecture also outperforms the Chen [109] architecture 
and the Hsu [235] architecture (again in no skip mode) However, the Hsu architecture also has a zero 
skipping mode that exploits the likelihood of zero valued coefficient data to reduce computational latency 
Comparing the zero skipping mode of the Hsu architecture against the proposed SA-IDCT architecture, 
which has no zero skipping mode, it has been shown that the Hsu architecture in this mode slightly 
outperforms the proposed design in terms of PGCC and significantly in terms of energy and EDP Inter­
estingly, the proposed architecture is still better in terms of normalised power despite the zero skipping 
mode of Hsu However, since the proposed design is better for all metrics with both in no skip mode, it 
is expected that m future if a zero skipping mode is integrated into the proposed design, it will improve 
upon the zero skipping mode of the Hsu architecture This is because the savings achievable due to 
zero skipping are data dependent and independent of the architecture As well as benchmarking against 
the pnor art, the proposed SA-IDCT has also undergone conformance testing via the MPEG-4 Part 9 
initiative, validating that it is compliant with official MPEG requirements
In addition to the development of a zero skipping extension to the proposed SA-IDCT architecture, 
future work could include the development of a ADC-S A-IDCT post-processing module as required for 
MPEG-4 mtra-VOP boundary blocks (see Chapter 6 for details) Similar to the SA-DCT architecture 
discussed in Chapter 3, a future research task is to investigate different parallel variations and the trade­
offs involved between processing latency and power consumption
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C H A P T E R  5
Dot Product High Level Synthesis
5.1 Introduction
The multiplication of variable data by constant values is a common operation required by many signal 
processing algorithms and applications [ 132] Indeed it has been shown that for a survey of more than two 
hundred industnal examples, over 60% have greater than 20% operations that are multiplications with 
constants [40] Some commonly used tasks that involve such operations include digital filters and linear 
transforms such as the Discrete Fourier Transform (DFT) and the Discrete Cosine Transform (DCT) 
Since these operations are so common, efficient optimisation of hardware architectures to implement 
these operations is key to improving the performance of the algorithms and applications that use them 
The DFT, DCT and indeed the SA-DCT/IDCT discussed in detail in previous chapters, are instances of a 
more generalised problem -  that of a linear transform involving a constant matrix multiplication (CMM) 
The general properties of a CMM operation can be exploited by a designer to realise an efficient 
hardware implementation Given that one operand of a multiplication is constant, it is possible to im­
plement the operation using only additions and or subtractions coupled with shift operations instead o f 
implementing a full multiplier The multiplication by constant problem has been widely researched and 
there are many optimisation algorithms in the literature, as surveyed in Section 5 3 The CMM optimisa­
tion problem itself seems simple but in reality is very difficult due to the huge combinatorial possibilities 
As a result, most prior art sacrifice optimality by using heuristics to converge on a local optimum These 
heuristics are usually “greedy” in nature meaning that the algorithm is steered such that it may exclude an 
area of the search space that contains the absolute optimum solution Since it builds potential solutions 
in parallel, the algorithm proposed in this chapter guarantees (in theory) an absolute optimal solution 
without resorting to exploring the entire permutation space by using some intuitive early exit strategies 
Such an algorithm can be employed to realise optimal circuitry for any CMM problem In reality, due to 
the huge permutation space and computational tractability limitations it is impossible to search the entire 
search space in a reasonable amount o f time even with the early exit strategies proposed This has led to 
the proposal o f a genetic algorithm that searches the permutation space intelligently to converge on the 
optimal result relatively quickly Mutation strategies have been built in to the algorithm to avoid getting 
stuck in local optima
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5 2 Multiplication by Constant Applications
As mentioned previously, multiplication by constants is a prevalent task in many applications The task 
itself is used in many different guises depending on the application and a recent paper by Dempster and 
Macleod classifies them into four sub-categories [134] These categories are single coefficient multi­
pliers, constant multiplier blocks, digital filters and constant matrix multipliers (CMMs) All four are 
summarised here to illustrate where the CMM problem sits in relation to the others
5 2 1 Prelim inaries
The work presented in this chapter is built upon the theory of adder-based distributed arithmetic as 
described in Section 3 2 1 7 of Chapter 3 Distributed arithmetic substitutes all multiplications by con­
stants with a number of shifts and additions/sub tractions (we refer to both as “additions”) Restating 
Equation 3 6, a general \P  +  1 — Q|~bit 2’s complement constant a may be expressed as follows
p - i
a = - b P2p  + Y ,  h 2 k , bk e { 0,1} (5 1)
k = Q
where bit position Q is the LSB and bit position P  is the MSB Bit position P  is also the sign bit For 
notational convenience in this chapter, let \P  -f 1 -  Q\ =  M  and re-align bit position 0 to be the LSB 
and bit position M  -  1 to be the MSB and sign bit without loss of generality So the above equation can 
be re-stated as follows
M - 2
a = - b M - i2A' - 1 +  Y s  b*2k’ bk 6  {0,1} (5 2)
A;=0
In Section 3 2 17, the constants are assumed to be 2 ’s complement numbers However, such constants 
may be expressed in different number systems For example, consider the radix-2 signed digit (SD) 
numbering scheme with digit set {1,0, l}  where I  =  —1 With M  — 4, the constant ( -3 ) io  can be 
represented as either (0011)2, (0101)2, (1101)2, (0111)2, (1111)2 The reasons for considering such a 
number system will become clear when the proposed design algorithm is outlined in this chapter Note
that with the radix-2 SD system there is no specific sign bit, the sign of the overall constant is spread
among the distributed weights b* So restating the previous equation we have
M —l
a = Y , h 2 \  6* 6 { 1 ,0 1 }  (53)
k= 0
All subsequent discussions in this chapter assume that the constants are M -bit radix-2 SD numbers 
without loss of generality Two other terms used when describing the SD representation of a constant 
throughout this chapter are Canonic Signed Digit (CSD) and Minimal Signed Digit (MSD) Park et 
al clearly define the distinction between CSD and MSD [237] They say that given a constant, the 
corresponding CSD representation is unique and has two properties, the first is that the number of non­
zero digits is minimal and the second is that two non-zero digits are not adjacent They define MSD to 
be a superset o f CSD where the first property still holds but the second is relaxed
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Figure 5 1 Single Constant Multiplier Behavioural Architecture 
5 2 2 Single C onstant M ultip liers
A single constant multiplier is defined by Equation 5 4 where a  is a constant scalar multiplicand and x is 
the input scalar multiplier Since a is a constant, Equation 5 3 may be substituted into Equation 5 4 giving 
Equation 5 5 Equation 5 5 is expressed in matrix form in Equation 5 6 where =  [bo 6i, , 6 m -i]T
are the distributed signed digits o f a and the corresponding elements of t  =  [2°, 21 , 2M~ l ] represent
their weights
X  — ax (5 4)
M—1
x  =  £ 2% ^ (5 5)
k= 0
X  =  t&ix (5 6)
A behavioural architecture is shown in Figure 5 1 The optimisation challenge in this case is to search 
for patterns in that minimises the number of adders, shifts, latches or any other criterion deemed 
important For example consider a = 85, M  = 8 Therefore a<f =  [01010101]T Direct implementation 
o f X  requires 3 adders (X  =  x2° +  x 2 2 +  x24 +  x 2 b), however considering the sub expression S i = 
e[1 -f 22], X  can be implemented with only 2 adders ( X  — S \ +  S i2 4)
5 2 3 C onstant M ultip lier B locks
A constant multiplier block is a simple extension to the single constant multiplier except there are N  
products with the input data x  simultaneously This is shown in Equation 5 7 where A , X  are now Ap­
point ID vectors The distributed signed digits b3k for each of the N  constants are represented by a 2D 
matnx A ^  with each column j  representing a particular M -bit constant a3 (Equation 5 9)
X  =  
X  =
X  =
A x
tA  ¿x
OC
M
T
b o f i b N - 1 , 0
2 1 & 0 , 1 b N - 1,1
2 m ~ i . b o M - l b N -  1 ,M -1  .
(5 7) 
(5 8)
(5 9)
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Figure 5 2 Constant Multiplier Block Behavioural Architecture
Figure 5 3 FIR Filter Behavioural Architecture
A behavioural architecture is is shown in Figure 5 2 The optimisation challenge in this case is to search 
for vertical patterns across the 2D matrix A a  that aid minimisation of the optimisation critenon
5 2 4 D igita l Filters
A digital filter is a more complicated scenario that involves a sum of products of a vector of delayed 
“versions” of a multiplicand (essentially a shift register) with a vector of constants This kind of filter 
is referred to as a Finite Impulse Response (FIR) filter An alternative scenario is an Infinite Impulse 
Response (HR) filter which includes delayed versions o f previous outputs (i e feedback) as well as 
delayed versions of the input multiplicand The following discussion relates to FIR filters for illustration 
but may be generalised to cover the IIR case An N-point FIR filter may be described by Equation 5 10 
In this notation x  (n -  j ) represents sample x  (n) delayed by j  clock cycles In this application, matnx 
A  is again a 1D Appoint vector of constants a3 Matrix A  has a 2D matrix distributed form A d as before 
as shown in Equation 5 12 A behavioural architecture is is shown in Figure 5 3
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X  (n ) =  ^  aj x  ( n  ~  j )  (5 10)
N - \
X  (n) = a3q~3x  {n) (5 11)
3=  0
N - 1
2°
T
froo fyv-1 0 x  {n )
X ( n )  =
21 &0,1 fyv-1,1 x  {n — 1)
2m -  1 . &0.M-1 _ x { n  — ( N  — 1))
In this case, the optimisation challenge is to search for vertical, horizontal and diagonal patterns in 
that aid minimisation of the optimisation cntenon It is clear that the optimisation is becoming more 
challenging as the applications become more complex Consider a sample 4 tap FIR (M  = 12) with 
matrix as shown in Figure 5 4 Step 1 and step 2 illustrate how patterns1 are found in row, columns 
and diagonal directions m Direct implementation of the FIR requires 3 registers and 15 adders 
The resultant architecture after the patterns selected in Figure 5 4 needs 7 registers and 10 adders and is 
shown m Figure 5 5
The example outlined illustrates a peculiarity of searching for patterns in FIR problems Since the 
data vector is a shift register o f delayed samples, step 1 in Figure 5 4 finds four instances o f pattern 
S i, two of which are S  (n}1 and two delayed by a clock cycle S  {n — l ) 1 Assuming that a new X  (n) 
is computed every clock cycle, the data vector x  for subsequent cycles is shifted by one location and 
an architecture with delayed versions o f patterns is possible as shown in Figure 5 5 However, for a 
general dot product computation architecture at sample n  the data vector x  in Equation 5 12 could be is 
independent of the previous vector for dot product at n  — 1 This means that storing patterns such as S\  
in registers may not make sense for such a general dot product computation engine
It also must be noted that the order in which patterns are selected can greatly influence the resultant 
architecture To illustrate this point more clearly, consider the simple example 4 tap FIR (M  =  4) 
in Figure 5 6 Although the filter itself is trivial, it serves to illustrate the point Figure 5 6 shows 
two solutions for the order o f selecting sub-expression patterns, and indeed these are not the only two 
solutions Figure 5 7 shows the resultant architectures for both options It is clear that solution 1 requires 
less hardware resources, but this is not immediately obvious from the sub-expression choices In step 
one, both solutions choose a sub-expression that occurs four times and in step two, both choose a sub­
expression that occurs twice Despite this similarity, the resultant architectures are quite different It 
is intuitive to see that in a real optimisation problem with a more complex filter, the choice of sub­
expression patterns and the order in which they are chosen becomes a difficult problem to solve optimally 
As discussed in Section 5 3 2, most prior art algorithms in the literature use heuristics to guide the 
decision process However, there is no guarantee that the heuristic will produce the best result (whatever 
“best” is taken to represent), since choosing a pattern at a particular step will influence the potential 
patterns available in subsequent steps
’For the moment we ignore how these patterns are selected
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5 .2 .5  T h e  C o n s t a n t  M a t r ix  M u l t i p l i c a t io n  ( C M M )  P r o b le m
A general CMM operation involves the linear transform o f an A-point input data vector x to an W-point 
output data vector X as shown in Equation 5.13. The transformation itself depends on the values in the 
N x N  matrix A. Such a CMM involves a set o f  ¿V dot products as shown in Equation 5.14. Each o f these 
dot products is formed using the data vector x with one o f the N  rows o f  the matrix A. The result for 
each dot product is stored in row i o f  the output vector X. and the dot product at row i can be described 
by Equation 5.15. A behavioural architecture that implements dot product i is shown in Figure 5.8. To 
implement the entire CMM, N  o f these computation units arc needed in theory.
X =  Ax
x m «0.0 «0.1 «O.JV-2 «0JV-1
X ( l ) «1.0 «1.1 «l.Af-2 «I..V 1
X ( N  -  2) 
X ( N - l )
rt.V 2,0 
fljV 1.0
«.V 2,1 
«.V-l.l
. . .  a ,v - 2,A'-2  
. . .  a.v i..v 2
«.V 2..V 1 
«¿V- I.jV— 1
X ( i )  =
,V_I A/-1
Y .  Y ,
J=0 kM)
*0
*1
XN-2
XjV-1
(5.13)
(5.14)
(5.15)
The optimisation challenge in this case is similar to the FIR filter except that there are now :V dot 
products (FIR has only one) and the values in vector x arc independent (in the FIR they arc delayed 
versions o f the input sample). It is intuitive to recognise how the optimisation o f a CMM circuit is 
a  difficult problem to solve since the number o f potential patterns increases. The pattern possibilities 
increase becausc the distributed signed digit matrix for the CMM problem is actually a 3D matrix A (1 
o f digits bijh as clear from Figure 5.9. Proposed algorithms that seek an optimal solution based on some
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Figure 5.8: Dot Produci Behavioural Architecture
Figure 5.9: CMM Distributed Signed Digit 3D Matrix
criteria must be wary o f  getting stuck in local optima.
A special case o f the CMM problem is the multiplication free CMM (MF-CMM). where the constants 
at] themselves in Equation 5.14 arc limited to the values { T .0 ,1}. Examples o f an MF-CMM include 
the Discrete Walsh Transform, the Discrete Hadamard Transform or some error-correcting codes {e.g. 
Reed). With respect to optimisation, the matrix A d o f digits btj k is really only a 2D matrix because the 
k  dimension docs not really exist (since effectively A t -  1 if the constants are limited to {T.0, l} ) .  As 
such the MF-CMM problem resembles the constant multiplier block problem discussed in Section 5.2.3.
The ID 8-point DCT as described by Equation 3.10 in Chapter 3 on the other hand is an example 
o f a CMM computation. It involves 8 dot products o f  an input data vector with 8 orthogonal cosine 
basis functions. The 8-point 1D DCT will be used as a vehicle to outline the concepts explored in this
work. For reference, the SA-DCT uses ID Appoint DCTs V .V — 0 .1 ........ 8 increasing the number
o f  potential dot products. Essentially the SA-DCT involves multiple related CMM problems (MCMM) 
and adds another layer o f  complexity to the optimisation requirements. An optimisation solution to a 
generic CMM problem is described in Section 5.4 and the extensions to deal with an MCMM problem 
are described in Section 5.5. The 8-point ID DCT CMM computation will be used as a vehicle to 
illustrate the problem complexity and to explain the generic optimisation approach developed.
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5.3 Multiplication by Constant State of the Art Review
This section explores in more detail some properties of the CMM problem and the associated impact 
on an optimisation algorithm for designing VLSI implementations of a CMM equation Subsequently, a 
survey is given of state of the art design algorithms for the constant multiplication applications descnbed 
in Section 5 2 Special emphasis is placed on algorithms that deal with the CMM problem specifically, 
as opposed to constant multiplier blocks or digital filters
5 3 1 C M M  -  A C loser L ook
The simplest optimisation criterion for the CMM problem is to find the optimal sub-expressions across 
all N  dot products in Equation 5 15 that lead to the fewest adder resources Three properties of solutions 
can be used to classify approaches SD permutation, pattern search strategy and problem subdivision, 
and each of these properties are briefly reviewed below
5 3 11 SD Permutation
Consider that each of the TV x N  M -bit fixed point constants al3 have a finite set o f possible radix-2 SD 
representations For example, it was shown in Section 5 2 1 that there are five radix-2 SD representations 
of the constant (—3)io with M  = 4 To find the optimal number of adders, all SD representations of 
at3 should be considered since for a CMM problem CSD representation is not guaranteed to be optimal 
(as shown in Section 5 4 2 7 and 5 4 6 and as also mentioned in other publications [237, 238, 134]) The 
difficulty is that the solution space is very large [239], hence SD permutation has only thus far been 
applied to simpler problems [239, 240] Potkonjak et al acknowledge the potential o f SD permutation 
but choose a single SD representation for each a%3 using a greedy heuristic Neither o f the recent CMM- 
specific algorithms in the literature apply SD permutation [241, 242], whereas the algorithm proposed in 
this thesis does The approaches m the literature that use SD permutation are described in more detail in 
Section 5 3 2
5 3 1 2  Pattern Search
The goal o f pattern searching is to find the optimal number of sub-expressions in the 3D bit matrix A d 
resulting in fewest adders Usually the elements bt]k o f A j  are divided into N  2D slices along one of 
the planes An example showing 2D slices along the i plane is shown m Figure 5 9 Slices along the i 
plane essentially mean that the CMM problem is divided into N  dot product problems Slices along the 
j  plane mean that the CMM problem is divided into N  constant multiplier block problems Although 
not usually used, slices along the k  plane mean that the CMM problem is divided into M  MF-CMM 
problems Patterns are searched for in the 2D slices independently before combining the results for 3D 
An example  ^ plane 2D slice for a particular SD permutation is shown m Equation 5 16 It is a simple 
4-point dot product with M  — 13 constants ^ c o s ^ ) ,  ^ c o s (^ f), ^ c o 5 ( ||)  and ^ cos ( j | )  It is actually 
the dot product to compute coefficient 1 of the 8-point ID DCT using even-odd decomposition (see
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Section 3 11 b for more details)
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2D slice of btJk
The algorithm proposed m this thesis uses  ^ plane 2D slices for reasons outlined in Section 5 3 3 As 
such, a 2D slice is taken to mean an i plane 2D slice unless explicitly stated otherwise Algorithms 
may search for horizontal/vertical patterns (P 1D) or diagonal patterns (P2D) in the 2D slice The P 1D 
strategy infers a two-layer architecture of a network of adders (with no shifting of addends) to generate 
distributed weights for each row followed by a fast partial product summation tree (PPST) to carry out 
the shift accumulate (Figure 5 10) The P2D strategy infers a one-layer architecture (Figure 5 11) of a 
network of adders that in general may have shifted addends (essentially merging the two layers of the 
P1D strategy) Potkonjak et al use the P1D strategy and search for horizontal patterns, while Boullis 
and Tisserand use the P1D strategy and search for vertical patterns [242] Dempster and Macleod use 
the P2D strategy [241] However, all o f these proposals select sub-expressions iteratively based on some 
heuristic criteria that may preclude an optimal realisation of the global problem This is because the 
order of sub-expression elimination affects the results [243, 244] The proposed algorithm sidesteps this 
issue by building parallel solutions using the P1D strategy as discussed in Section 5 4 2
5 3 13  Problem  Sub-Division
As in any hardware optimisation problem, synthesis issues should be considered when choosing sub­
expressions for an AT-point dot product (a 2D slice) If N  is large (e g 1024-point FFT) then poor 
layout regularity may result from complex winng of sub-expressions from taps large distances apart in
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the data vector. Indeed a recent paper has shown that choosing such sub-expressions can result in a 
speed reduction and greater power consumption [245]. It is therefore sensible to divide each Appoint
o f r  is problem dependent, but the proposed algorithm currently uses r  =  4 for reasons outlined in 
Section 5.4.2.
5.3.2 O p tim isa tio n  A p p ro ach es
There are two basic types o f design algorithms aiming to minimise a cost function such as adder count 
in a multiplication by constant application. On the one hand there are graph synthesis based algorithms 
and on the other there arc common sub-expression elimination (CSE) algorithms. In their comparison 
work [134J. Dempster et. al. conclude that for simpler problems graphical methods are best, while CSE 
works better for the more complex problems (such as CMM). In this section, some o f the prominent 
graphical methods are reviewed as well as a more comprehensive survey o f  CSE approaches, as this is 
the approach adopted in this thesis.
5.3.2.1 G raph  Synthesis Based Approaches
Graph synthesis based approaches are founded on the idea that multiplication by a constant can be de­
scribed by an acyclic graph. A sample graph for a multiplier block with constants 3,7,21 and 33 is shown 
in Figure 5.13. Each vertex (except the extreme left vertex) represents an adder and each edge represents 
a multiplication by a power o f  two (a hardware shift). The goal o f  graphical algorithms is to search for 
the optimal graph to implement the problem. If adder count is the criterion, the algorithm aims to find 
the graph with minimal vertices.
Bull and Horrocks [246] propose a set o f graph-based heuristic algorithms for designing digital 
filter realisations. Their approach is commonly cited as the “Bull Horrocks Algorithm" (BHA). They 
prove that the problem is in general NP-complete by local replacement using the known NP-complete 
"ensemble computation” problem. Their algorithms do not claim to be optimal and search iteratively 
until enough partial summations exist so that all the filter coefficients arc realised
Dempster and Macleod consider all o f die constant multiplier block multiplications together and
dot product into N / r  r-point chunks and optimise each sub dot product independently. This approach is 
favoured by PaSko et. al. to deal with large matrix problems [243]. The CMM problem hcncc becomes 
N / r  independent sub problems, each with N  dot products o f  length r  (Figure 5.12). The optimal choice
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Figure 5.13: Sample Acyclic Graph o f  a Constant Multiplier Block
develop a graph-based approach to minimise the number o f adders required assuming that precision o f 
the constants has been predeterm ined [247]. In contrast, early approaches such as [248] and [249J use 
the filter performance error as the optimisalion function to derive word-length and representation o f  the 
constant values. This technique is commonly referred to as the "modified Bull Horrocks” algorithm 
(BHM). One advantage o f the BUM over the BHA is that it considers values with a larger magnitude 
than the coefficient (e.g. coefficient 7 is obtained as 7 = 8 -I whereas BHA uses 7 = 4 + 2 +  1). Essentially 
this means that the BHM considers subtracters as well as adders. The BHM also has advantages since it 
initially factorises the constants into "fundamental” factors that are definitely required regardless o f  the 
final graph topology. These fundamentals are then used to build more effective partial sums and more 
flexible graph topologies. Dempster and Macleod also propose the n-Dimensional Reduced Adder Graph 
(RAG-n) algorithm in their paper [247]. They show that the RAG-n algorithm performs better than the 
BHM algorithm although it has a longer run-time and they also detail a hybrid between BHM and RAG-n 
allowing a trade-off between performance and computation time. Both the BHM and RAG-n algorithms 
are suitable for FIR and HR optimisations when the constant vcctors arc being multiplied by the s-amc 
data value.
Vena and Mclodia [42] claim that graph synthesis algorithms arc advantageous in terms o f adder 
reduction but that CSE has the advantage in terms o f logic depth. They propose a graph-based approach 
to alleviate this disadvantage in terms o f logic depth and also further reduce the number o f adders. The 
approach is similar to the BHM algorithm but is not disclosed in detail for patent and IP reasons.
5.3.2.2 Common Sub-Expression Elimination Based Approaches
CSE algorithms aim to minimise the cost function by combining pairs or groups o f digits that appear 
in recurring patterns in SD representations of the fixed-point constants [134]. Each pattern is computed 
using 3 single adder, and then re-used repeatedly reducing the overall adder count. An example o f CSE 
is outlined in Section 5.2.4 in the context o f FIR filters. CSE algorithms are differentiated based on the 
way they choose sub-expressions (as hinted at in Section 5.3.1).
Potkonjak et. al. propose an iterative pairwise matching CSE algorithm targeting the constant mul­
tiplier block problem (Section 5.2.3) [40]. The algorithm has been generalised to address the CMM 
problem by decomposing an .Y-point linear transform CMM into N  constant multiplier block problems. 
This is effectively done by firstly applying their algorithm to each o f the columns o f  A in Equation 5.14 
in isolation. Then the algorithm is applied to the results o f the first step. The iterative pairwise matching 
algorithm itself iteratively searches for horizontal sub-expression patterns in A<j o f Equation 5.9. The 
choice o f  sub-expression at cach iteration is determined by a heuristic function that combines the im­
mediate saving gained by the chosen sub-expression coupled with an estimate o f likely savings in later
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iterations by choosing this sub-expression They also propose a scaling preprocessing transformation of 
the constants to further improve the results Also mentioned is the use of alternative SD representations 
of A d based on a greedy algorithm that minimises the number of shifts, but details are not given Mat- 
suura et al claim to optimise a variation on Potkonjak’s approach but it is not clear exactly how the 
problem is being modelled from the detail given in the paper [250]
Hartley uses CSE but also considers the influence of a sub-expression choice on latch count as well 
as adder reduction [251] He targets the FIR problem specifically, and uses the CSD representation of 
the constants The algorithm searches for vertical, horizontal and diagonal pairwise patterns in the A d 
matnx of Equation 5 12 Hartley derives the latch count cost caused by choosing a sub-expression by 
running the scheduling algorithm m [252] to estimate the lifetime of the sub-expression These ideas 
are extended m [253] where he derives a heuristic cost function for choosing the best sub-expression as 
a weighted difference of the number of adders saved and the additional latch count This heuristic is 
adopted since repeatedly re-scheduling the circuit is a lengthy process It is argued that all other factors 
being equal, when forming sub-expressions it is best to combine signals with overlapping lifetimes since 
otherwise, the lifetime of one o f the signals must be extended In fact it is commented that the cost 
function discriminates quite strongly against choosing diagonal pairwise patterns whose elements are in 
rows far away from each other in the A d matrix This is because for a FIR problem many more latches are 
needed if such sub-expressions are chosen When considermg routabihty, Hartley proposes using only 
the two most common sub-expressions to avoid complex layout It is shown that statistically the vertical 
patterns 101 and 101 in matnx A d occur most often if  CSD encoding o f the constants is used Hartley 
also hints at the potential savings of using other representations that are not strictly CSD Although m his 
paper Hartley does not consider the CMM problem, later papers (as outlined subsequently in this review) 
base their CMM algorithms on Hartley’s ideas
Pasko et al propose a steepest descent (greedy) approach when choosing the best matches for 
CSE [243] They justify a greedy approach by claiming that CSE optimisation may be an NP-complete 
problem (although they state that the proof of this claim is still an open problem) The approach is 
targeted to the MF-CMM problem They search for horizontal sub-expressions in the A d matnx and 
always choose the pattern with highest frequency (i e greedy selection) The algonthm does not limit 
itself to only searching for 2-bit sub-expressions and can search for any possible honzontal multi-bit 
patterns within the scope of the problem being optimised The paper proposes simple iterative splitting 
of constant matrix to reduce run time for large problems acknowledging the fact that detection of patterns 
across boundaries will not be found This “matrix-splitting” technique is proposed to reduce algonthm 
run time, but also makes sense from a synthesis perspective as discussed in Section 5 3 1 They outline 
extensions of their algorithm for the FIR and CMM problems but their approach is exactly the same as 
the work by Potkonjak et al [40]
The non-recursive signed common sub-expression (NR-SCSE) algonthm proposed by Peiro et al 
[245] aims to optimise in terms of adder count and logic depth simultaneously Their algonthm specif­
ically targets the FIR problem and they use the CSD representation of the constants When surveying 
other algonthms they comment that graphical methods such as the BHM algorithm obtain the best adder 
count but the highest logic depth In contrast, they claim that CSE algonthms, like Hartley’s, require 
more adders but obtain the best logic depth and the results infer a regular layout The NR-SCSE only 
considers vertical 2-bit patterns m the distributed A j  matrix of Equation 5 12 This pattern search strat­
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egy results m independent structures for each multiplier, and they claim that this simplifies both logic 
depth and number of adders When choosing the best match they adopt a greedy selection approach 
Peiro et al also comment that sharing few common sub-expressions (1 e using a low number of adders) 
will result in a large wiring overhead for large problems This large fanout can have a detrimental affect 
on speed and power consumption since large capacitive loads are being switched
The work by Boullis and Tisserand [132] concentrates on the CMM problem specifically although 
they have extended their work to cover the FIR problem also [242] They acknowledge that the problem 
seems simple but m reality it is a “hard” problem due to its combinatorial properties As more multiplica­
tions by constants become involved, the search space grows huge so usually some heuristics are required 
Like Pasko et a l , the authors claim that the theoretical complexity o f the problem is still unknown1 The 
method proposed uses CSE and CSD encoding of the constants The CSE method proposed by Boullis 
and Tisserand improves on the work by Pasko et al [243] using the Lefevre algorithm [132] which 
allows more complex patterns to be used The elements bt3^ o f a CMM A<j are divided into N  2D slices 
along the j  plane, essentially dividing the CMM problem into N  constant multiplier block problems, 
although the paper does not clarify this clearly They use a heuristic method of choosing the patterns at 
each iteration based on the pattern with maximal non-conflicts and minimal conflicts with other patterns 
The authors hint at the fact that perturbing the fixed-pomt representations of the coefficients (i e adjust­
ing the value of the constant slightly) may save adders at the expense of some additional quantisation 
noise that may be acceptable depending on the synthesis constraints and the quality requirements
Vinod et al concentrate on linear phase FIRs and discuss the trade-offs involved between searching 
for intra-coefficient patterns and inter-coefficient patterns [254, 255] Intra-coefficient patterns refer to 
patterns along the k  plane in the notation in this thesis Inter-coefficient patterns refer to patterns along 
the j  plane in the notation in this thesis They do not mention diagonal patterns With adder count and 
critical path as the optimisation criteria, they conclude that vertical pattern CSE is better than horizontal 
pattern CSE only when constant bitwidth is small They use the Hartley “two most common” CSE 
approach [253, 255] In [254], they propose a heuristic for searching for a certain subset o f horizontal 
sub-expressions, followed by a subset o f vertical sub-expressions to give a better overall result Further 
variations of their work are presented in [256, 257]
While all the approaches listed thus far have concentrated primarily on the optimisation criterion and 
the sub-expression pattern search strategy, there has not been much emphasis on the potential benefits 
of trying different representations of the constant coefficients themselves As illustrated in Equation 3 9, 
the representations of the constants has the most dominant influence on the number of adders required 
to realise the circuit, regardless of the pattern searching techniques used The work by Potkonjak et al 
hints at this but it is not explored in any depth [40]
The algorithm by Park and Kang generates all MSD representations for a given constant [237] The 
authors acknowledge the potential savings using non-CSD representations and approximate that from a 
set o f three numbers {1 ,0 ,1}  the average number of representations R avg per n-bit number is as shown 
in Equation 5 17
(l ) n
Ravg ~  (5 17)
Equation 5 17 shows that R avg increases exponentially with n  and searching these permutations is a 
very “hard” problem Park and Kang propose only searching the MSD representations to get a “good”
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result in a reasonable computation time They propose an algorithm for searching the MSD search space 
one coefficient at a time for the FIR filter problem For a selection of 8 FIR filters, their algorithm 
outperforms Hartley, Potkonjak and Pasko They acknowledge that all coefficients cannot be considered 
simultaneously and try to counteract this by applying some iterative techniques However, the selection 
approach is greedy and is not guaranteed to give optimal results
A recent paper by Dempster et al makes a very important point in regard to the representation 
adopted for the constant values in any general multiplication by constant problem [134] In their paper, 
Dempster et al publish results (in terms of adder count) for some small single multiplier and FIR 
filter problems using the RAG-n graphical algonthm, the Hartley CSE algorithm [253] (referred to as 
“HH” in the paper since it uses CSD for the constants and searches for only horizontal intra constant 
sub-expressions) and their own HHS(k) algonthm (Hartley CSE usmg only honzontal mtra constant 
sub-expressions for SD representations with at most k  bits more than a MSD representation) They 
conclude that the HHS(k) gives good results -  always at least as good as the HH algonthm and better 
in many cases compared to the RAG-n algonthm They state that as the number of constants increases, 
the number of SD representations grows exponentially so they prefer the RAG-n algonthm in this case 
for computational complexity reasons However, these results hint at the potential o f unconventional SD 
representations of the constants if  the associated computational complexity could be addressed They 
cite another paper by Dempster and Macleod as the best candidate for the CMM problem as discussed 
subsequently in this review [241]
Dempster and Macleod propose an algonthm to generate SD representations for a given integer that 
can be generalised to any fixed-point number [238] They state that any integer has an infinite number 
of SD representations This is true, but for any real implementation there will be a finite number of 
possibilities due to the finite number of bits chosen to represent that integer The algonthm they pro­
pose generates the SD representations hierarchically In other words the algonthm searches for all n-bit 
solutions (if any) from n  =  1 up to whatever resolution the user desires they give numerous exam­
ples highlighting the potential benefit o f non-CSD representations for integer multipliers For example, 
integer 363 has CSD representation 1010010101, which has 5 non-zero digits requiring 4 adders to im­
plement multiplication by 363 However, another SD representation 101101011 with 6 digits can be 
synthesised usmg three adders because of its patterns 3 =  2 +  1 (pattern 11), 11 =  3 -f 8 (pattern 1011), 
363 =  11(32 +  1)
Dempster and Macleod have come up with a new method that leverages [238] to examine a subset 
o f the SD representations when designing single constant multipliers [240] and FIR filters [239] For 
the single constant multiplier problem they suggest using an extension of the Hartley [253] algonthm 
-  namely the H(k) algorithm where the constants have at most k  bits more than a MSD representation 
Their results show that for 19-bit constants, the gams above k =  2 are quite low, thereby posing the ques­
tion -  how far is worth searching9 They state that they have a forthcoming publication with theoretical 
proofs showing that there is a limit to k worth searching For the FIR filter problem they apply H(k) and 
illustrate the potential gains [239] However they acknowledge the problem of exponential growth of the 
search space They state that for Samueli’s filter [248] using H (l) there are 6 4 x 1064 different sets that 
need consideration and conclude that a sensible heunstic needs to be developed
Another recent paper by Dempster and Macleod specifically targets the CMM problem using CSE 
[241 ] This work is essentially an implementation of the Hartley CSE algorithm that searches for diagonal
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patterns (the P2D strategy outlined in Section 5.3.1). The CMM constants arc represented using CSD. 
When choosing the sub-expressions they choose the pair that occurs most often (a greedy approach). 
Experimental results show an adder cost improvement o f 20-40% over PaSko et. al. [243] and a 12-40% 
improvement over Potkonjak et. al. [40]. However, they do not compare favourably compared to the 
work by Boullis and Tisserand [242]. Although they do not leverage their SD search approach for the 
CMM problem, there is no reason to believe that they will not publish such work in the near future.
Dempster and Macleod present a survey o f  CSE algorithms for FIR filter applications in a recent 
paper [244] where they affirm that no proposed algorithm is optimal and the results depend on the length 
o f the filters, their bitwidths and the actual coefficients involved. They also affirm that the order o f sub­
expression elimination affects the results obtained and that the search space is huge when one considers 
different SD representations. This motivates the work presented in this thesis.
5.3.2.3 Summary of Approaches
A detailed survey o f multiplication by constant optimisation algorithms has been outlined. The most 
prominent proposals that encompass the CMM problem specifically are Potkonjak et. al. [40], PaSko 
et. al. [243], Boullis et. al. [242] and Dempster et. al. [241]. The Boullis and Tisserand algo­
rithm is essentially an extension o f the PaSko algorithm. Boullis and Tisserand also present a range 
o f experimental results for different CMM problems and their results improve upon both Potkonjak's 
and Dempster’s algorithms where valid comparisons can be made. However, none o f these approaches 
explore SD permutation o f the matrix constants to try to achieve further savings because o f  the huge per­
mutation space, despite the reported validity o f  such a technique [237, 238. 134]. These proposals also 
select sub-expression patterns iteratively based on some heuristic criteria that may preclude an optimal 
realisation o f the global problem. This is because the order o f  sub-cxprcssion elimination affects the 
results [243, 244].
Ilte CMM problem is a difficult discrete combinatorial problem and currently requires a shift to a 
higher class o f  algorithms for more robust near-optimal solutions. This is because the current approaches 
are greedy hill-climbing algorithms and the associated results arc very problem dependent [244], The 
challenge is in the modelling o f the problem to make it amenable to efficient computation. The algorithm 
proposed in this thesis models the problem in such a way as to make it amenable to so-callcd near-optimal 
algorithms, for example genetic algorithms (GAs), simulated annealing and tabu-search. A by-product 
o f the modelling approach used is that the algorithm is very amenable to hardware acceleration. The 
proposed approach incorporates SD permutation o f  the matrix constants and avoids hill-climbing by 
evaluating parallel solutions for each permutation. Such an approach is computationally demanding but 
the algorithm has been modelled with this in mind and incorporates innovative fast search techniques 
to reduce this burden. Results show an improvement on state o f the art algorithms with future potential 
for even greater savings (sec Section 5.4.6). The concepts underpinning the proposed approach arc 
introduced in Section 5.3.3 before a full discussion on the algorithm details in Section 5.4.
5.3.3 Proposed O ptim isation  Approach
As discussed in Chapter 2, the ever increasing computational burden o f multimedia applications points 
m the need for dedicated hardware acceleration solutions IP corcs that implement the most demand.
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mg tools in the application (such as the SA-DCT core for an MPEG-4 codec presented m Chapter 3) 
However in a price-sensitive mobile device where silicon real estate is at a premium, it is not feasible to 
simply lay down multiple accelerator IP cores ad nauseum -  especially if the core is only useful for a sin­
gle task and remains idle otherwise Ideally, any accelerators that are implemented should be somewhat 
configurable for multiple tasks to increase their value In this context, and given that the dot product 
operation where one of the vectors is constant is a frequent low-level task in many applications, it makes 
sense for a mobile multimedia device to include a dot product IP core with energy efficient properties 
configurable for many dot product tasks
As outlined in Section 3 2 1 7 a  distributed arithmetic (DA) implementation of a dot product has 
power efficient properties Section 3 2 17 also discusses the advantages of adder-based DA (also known 
as NEDA) over ROM-based DA Hence, as with the approaches surveyed in Section 5 3 2, the proposed 
optimisation approach is targeted towards an adder-based DA realisation of the final CMM IP core The 
key differentiating attributes of the proposed approach over existing work are as follows
1 The algorithm considers all radix-2 SD representations of the CMM fixed-point constants when 
building solutions SD permutation has only thus far been applied to simpler problems like single 
constant multipliers [239] and FIR filters [240]
2 The algorithm uses CSE and avoids getting stuck m local optima by maintaining parallel solutions 
Previously proposed approaches build a single solution by choosing sub-expression patterns itera­
tively using greedy heuristics The proposed algorithm evaluates all sub-expression choice options 
in parallel, and decides on the best choice afterwards
3 The improved results achievable by using SD permutation and building parallel solutions comes 
at the cost o f additional computational complexity Previous work has commented that the SD 
permutation search space is huge and whilst this in indeed true the modelling and implementation 
of the proposed approach aims to alleviate this issue by cleverly ordering the search space The 
proposed modelling solution, summarised in Section 5 3 3 3, makes the implementation amenable 
to genetic programming and hardware acceleration
4 As hinted at m Section 5 3 13, real-world synthesis issues should be factored into the design of 
any hardware resource allocation algorithm The proposed algorithm is scalable to large CMM 
problems by adopting a “divide and conquer” approach The division o f a large CMM into smaller 
independent sub-problems makes sense from a layout and power consumption perspective [243, 
245]
5 In the context o f the discussion in Section 5 3 1 2, the algorithm processes each CMM dot product 
independently by dividing the elements of 3D matrix A ^  into N  2D slices along the % plane 
Horizontal patterns are searched for (i e using the P1D strategy) in each 2D slice The results for 
each dot product are then combined to yield an optimised solution for the entire CMM problem 
Such a strategy facilitates effective re-use of logic and the logic itself has good area, layout, speed 
and power characteristics The reasons for this are elaborated on in Section 5 3 3 1
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PPST
Figure 5.14: Sample PID  Architecture 
5.3.3.1 Proposed CSE Pattern  Search Strategy
Figure 5.15: Sample P2D Architecture
Since the elements fey* o f  the 3D matrix A,j are divided into A' 2D slices along the » plane, the proposed 
algorithm optimises each dot product in the CM VI equation independently before combining the results. 
Since a CMM is essentially a collection o f dot products, slices along the i plane were chosen since this 
means the algorithm can readily be applied to single dot product problems (essentially a single 2D slice). 
It is important to note that dividing a CMM problem up like this does not prevent the algorithm finding 
certain solutions for the global CMM problem because all possible solutions for each dot product are 
retained to ensure no potential solutions arc missed when the dot product results are combined for the 
global solutions. The methods by which this is achieved are explained in detail in Section 5.4.
For each 2D slice the PID  search strategy as outlined in Section 5.3.1.2 is used. The reasons for 
choosing this strategy as opposed to the P2D strategy are best illustrated by considering a simple example. 
Equation 5.18 shows a simple 2D slice with .V =  4 and M  5.
X ( i )  =
2° '
T
■ 1 0 1 o '
2 1 1 0  0 1
*0
22 1 1 0  1
23 1 1 0  0 x 2
. 24 . 1 O o o ■
. X3
(5.18)
2D slice o f bljk
Referring back to Equation 3.9. a PID  approach searches only for horizontal patterns o f digits {±1} 
in the 2D slice and uses these to form weights W . These weights are then accumulated according to
their binary digit position (2 ‘, 21-----) with some adder-tree (e.g. a highly optimised PPST as discussed
in Chapter 3). For the given example, a potential architecture is shown in Figure 5.14. A P2D strategy 
searches for vertical, horizontal and diagonal patterns o f digits {±1} in the 2D slice and a potential 
solution architecture is shown in Figure 5.15. At a first glance it appears that the P2D architecture 
requires 8 adders while the PID  architecture requires 4+PPST adders. The number o f adders in the 
PPST can be determined by the formula (M  -  3) +  1 +  1 =  M  -  1 i f  carry save adders arc used [160]. 
Usiny this formula the PID  architecture nta» requires the equivalent of 8 adders. However, the number of
160
adder “units” is not a true benchmark since the bitwidths of these adder units must be taken into account 
Analysis o f the structures in Figure 5 14 and Figure 5 15 shows that the PID  architecture requires 69 
1-bit full adders (FAs) whereas the P2D architecture requires 89 1-bit FAs Analysis o f the critical paths 
reveal that for the P1D architecture, the critical path is 36 FAs and for the P2D it is 47 FAs It is clear 
that the P ID is advantageous both in terms of area and speed The primary reason for the advantage is 
that the PPST has attractive speed, layout and power characteristics since the carry save tree accumulates 
the weights W  with minimal carry propagation [ 160] Indeed, such characteristics are leveraged in the 
SA-DCT and S A-IDCT architectures of Chapters 3 and 4
5 3 3 2 A rchitectural Considerations
When designing a CMM optimisation algorithm, it is useful to keep in mind the implementation options 
that exist for hardware implementation of the CMM Since the CMM is a collection of N  dot products, 
each dot product could be computed using N  computation units in parallel Alternatively a single com­
putation unit could be implemented that is time multiplexed to compute each dot product in turn (e g the 
dot product architecture proposed in Chapter 3 is capable of computing 8 different 7V-point DCTs) It 
is also possible to adopt a hybrid serial-parallel architecture between the aforementioned extremes The 
size of the CMM problem (defined by N  and M )  is a crucial factor m deciding on the appropnate option 
The correct choice also depends on the throughput requirements of the CMM block, bandwidth limita­
tions, any area constraints imposed and whether or not power consumption is a pnonty All optimisation 
approaches thus far have assumed a parallel approach, but for a large N  CMM this is not always possible 
due to area, bandwidth and power constraints This suggests a divide and conquer approach is sensible 
for large problems as hinted at in Section 5 3 13
The dot product circuit need not be restncted to a single CMM -  it could be configured to implement 
a set o f dot products spanning multiple CM Ms and if the final IP core can be configured in this way, 
the value of the core itself is greatly improved Indeed if the dot products involved are long (e g 1024- 
point FFT), it is possible that the individual dot products themselves could be serialised into discrete 
segments (again hinting at divide and conquer optimisation) The dot product circuit could then be 
reconfigured to compute each segment sequentially, accumulating the results For example consider 
X  = AftXo +  j4 i£ i +  A 2X2 +  A 3X3 which could be segmented as X  =  a  + ¡3 where a  =  AqXq +  A \x±  
and ¡3 =  A 2 X2 +  ^ 3 X 3  In this simple case the dot product circuit could be configured to compute a  
followed by ¡3 in the next clock cycle
Hence, if a reconfigurable dot product architecture is required capable of implementing a set of dot 
products, it makes sense to adopt a two-layer P1D architecture, since both layers can be independently 
highly optimised In this way, the reconfiguring multiplexers (such as those proposed in Chapter 3) are 
confined to one layer This promotes hardware resource re-allocation/re-use and makes the architecture 
less application specific This discussion further justifies choosing the P1D search strategy
5 3 3 3 Proposed Efficient Modelling Solution
The proposed algorithm permutes the SD representations of the constants in A  of Equation 5 13 For 
each permutation, parallel solution options are built based on different sub-expression choices These 
parallel implementations arc expressed as a sum of products (SOP), where each product term m the
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SOP represents a particular solution (with an associated adder count) The SD permutation is done on 
each CMM dot product in isolation (see Section 5 4 2), and the results are subsequently combmed (see 
Section 5 4 3) The combined SOPs are ordered yielding the overall best (in terms of adder count) sub­
expression configuration to implement the CMM equation Essentially, previous approaches derive one 
implementation option (akin to a single term SOP) whereas the proposed approach derives parallel imple­
mentations (a multi-term SOP) It is this multi-term SOP approach and its manipulation (see Section 5 4) 
that make the algorithm suitable for GAs and hardware acceleration
The proposed algorithm currently uses the P1D strategy, so it searches for horizontal sub-expression 
patterns of {±1} digits m a 2D slice The proposed SOP modelling idea can be extended to cover the 
P2D strategy by simply extending the digit set from {±1} to {± 1 , ±2 , ±4 , ± } However, the
P 1D approach was chosen since it generates results with attractive hardware characteristics
The value of the algorithm is that it can be applied to any CMM operation that can be expressed 
in the form of Equation 5 13 The primary challenge facing the proposed approach is the size o f the 
solution space This space is huge even before considering SD permutation, which only increases the 
search space even further The size of the search space is exponentially dependent on both M  and N  
This problem is addressed by the proposed algorithm in Section 5 4, which incorporates intuitive divide 
and conquer techniques as well as effective search space ordering to facilitate redundant search space 
area elimination
5.4 The CMM Optimisation Algorithm
The proposed approach is a three stage algorithm as depicted in Figure 5 16 Firstly, all SD represen­
tations of the M -bit fixed point constants are evaluated using an M-bit radix-2 SD counter (see Sec­
tion 5 4 1) Then, each dot product in the CMM is processed independently by the dot product level 
(DPL) algorithm (see Section 5 4 2) Finally the DPL results are merged by the CMM level (CMML) 
algorithm (see Section 5 4 3) The three steps may execute in a pipelined manner with dynamic feedback 
between stages This offers search space reduction potential as outlined subsequently
5 4 1 S igned-D igit P erm utation  E xtraction  Stage
Equation 5 2 defines the conventional radix-2 2’s complement representation o f an M -bit fixed-point 
number However there are alternative representations possible, for example the radix-2 SD number 
system as introduced in Section 5 2 1 Using the radix-2 SD number system there are a finite number 
of different SD representations of an M -bit fixed-point constant The number of possibilities increases 
with M  As a simple example, consider the possible representations of —3 with M  =  4 In this scenario 
there are five legitimate SD representations that yield the value - 3
(00TT)2 =  - 2  -  1 =  - 3  
(0 l01 )2 =  - 4  +  1 =  - 3  
(1101)2 =  - 8  +  4 + 1  =  - 3  
(0TlT)2 =  - 4  +  2 -  1 =  - 3  
( n i l ) 2 =  - 8 +  4 +  2 - 1  = - 3
1 6 2
CMM Equation
U n iq u e  F ix e d -P o in t  C o n s t a n t  P e r m u ta t io n  E v a lu a t io n
Set of files lor each unique constant in matrix 
Frfes store signed diga permutations for that constant
 _____________
D ot P r o d u c t  Level (DPL)
Parallel Processing
for(all permutations){ 
loadPermutat ion()j 
el iir-Redundar.tRovs ( ) ; 
elimlscompBquivsO ; 
buiidPeraSOPC) ; 
in se r tPerraSOPO ;
)
Permutations ordered in terms of number of adders required for each DP
Permutations ordered in terms of number of adders requ.red for entire CMM
Figure 5.16: Summary- o f the CMM Algorithm
These representations have different zero and non-zero digit distributions and the significance o f this is 
apparent when one considers that the constant - 3  could be a column in a CMM 2D slice. Clearly, the 
different zero and non-zero digit distributions affect the sub expression patterns that could be chosen by 
an optimisation algorithm.
Intuitively, one may expect that representations with the minimal non-zero digits (CSD or any MSD) 
would be the best choice to obtain the minimal number o f adders for a NEDA implementation. This 
is not true in general since adders are only inferred if two or more non-zero digits arc present in the 
same rows o f a 2D slice. If the PI D sub-expression search strategy is employed, patterns in the 2D slice 
columns do not matter since the PPST looks after accumulation in this direction. The impact o f this is 
that it is the permutation o f SD representations for all the constants o f  the CMM matrix that determines 
the adder count. An MSD representation only guarantees minimal non-zero digits along each column of 
a 2D slice.
This step o f the algorithm finds all o f the unique radix-2 SD representations for all the unique basis 
elements in the CMM. i.e. all o f the unique «, in Equation 5.14. This is implemented using an exhaustive 
.\/-b it radix-2 counter. If an A/-bit SD stnng is equal to one of the constants a„  the string is saved in a 
file associated with that particular a,. This is a pre-processing stage before the SD values are permuted 
by the DPL and CMML stages o f the algorithm For the 8-point ID DCT there arc 13 unique constants
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( ± a z are considered as two distinct constants)
In future work it is worth investigating other algorithms for generating the possible SD represen­
tations for a given constant For example it may be useful to order the representations based on their 
Hamming weight (1 e the number o f non-zeros set) as suggested by Dempster and Macleod [238] Al­
ternative sorting will not affect the optimality of the results but they may produce the results quicker (this 
may be significant for larger CMM problems)
Other future research could investigate number systems other than radix-2 SD to investigate whether 
they improve results This could include radix-4, radix-8 or even higher-radix systems Indeed it is 
probably worth investigating the ideas in [258] and [259] to understand how SD number systems can be 
generalised and how “hybrid SD” arithmetic may be beneficial A recent paper by Phillips and Burgess 
proposes a general sliding window scheme for recoding a number (in a variety of popular recoding 
schemes) with a minimal Hamming weight [260]
5 4 2 D ot P roduct Level (D PL ) Stage
The DPL algorithm iteratively builds a SOP, and the final SOP terms are the unique sub-expression 
selection options after considering all SD permutations of the dot product constants in question The 
final SOP terms are listed in increasing order of the number of adders required by the underlying sub­
expressions The DPL algorithm executes the following steps for each SD permutation
1 Load the next SD permutation of the fixed-point constants from a CMM 2D slice (a single dot 
product forming part o f the CMM)
2 Eliminate redundant rows in 2D slice
3 Eliminate 1 ’s complement equivalences m 2D slice
4 Build a SOP where each term in the SOP represents a unique way of implementing this dot product 
using NEDA according to the current SD permutation
5 Integrate the SOP terms into the overall ordered list o f unique implementations obtained so far
All dot products are treated independently at the DPL stage and the results are combined in the CMML
stage Due to the large number of permutations the above steps are carried out many times Hence the
software implementation of the algorithm is vital and must be as efficient as possible Potential early exit 
strategies are outlined to help in this regard
The DPL software allows the user to interrupt the algorithm at any stage When interrupted, the 
program continues until a safe pomt to stop and reports how much of the permutation space for the 
particular dot product being examined has been searched so far It also reports the best permutation found 
thus far and the associated number of adders required At this point, the user must decide whether to 
continue execution of the program from that pomt or terminate and save the configuration and algonthm 
state If quit, the configuration state can be used to reconstruct the data structures and file pointers and 
restart from the interrupted state
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For illustration, consider the dot product to compute 8-point 1D DCT coefficient X ( l )  in Equation 3 11b 
where N  = 4 With M  =  13 there are a finite number of 13-bit SD representations for each of a i, 
as, as and aj  In fact there are 37, 193, 155 and 133 respectively giving a total number of 147211715 
permutations, and one such permutation is listed as an example in 2D slice form in Equation 5 16 The 
key idea is to examine each of these permutations and see which one leads to the minimal number of 
adders necessary The CMML stage will then permute over all dot products m the CMM This section 
details the permutation processing at the DPL only
For the current SD permutation, each of the 2D slice columns is loaded into a c h a r  pointer that has 
been allocated M  amount of bytes using the function in Listing 5 1 Each vertex in the 2D slice matrix 
is stored in a byte Although it is possible to pack four radix-2 digits into a byte, having a byte for each 
digit allows more efficient manipulation
Listing 5 1 Load SD Permutation
void opt load_vector(char data ifstream fileptr)
{
fileptr read(data M)
}
5 4 2 1 Step 1 -  Load Permutation
5 4 2 2 Step 2 -  Eliminate Redundant Rows
Each row in the M  x N  2D slice matrix (e g  the 13 x4  matrix Equation 5 16) when multiplied with 
the data vector forms a weight W  that is a linear additive combination of the 4-point data vector Any 
row with the string 0000 implies no additions are necessary for this weight so may be ignored for opti­
misation Any row with only one non-zero digit also implies that no additions are necessary since only 
1 element of the data vector is selected to form the weight and no additions are necessary Therefore if 
any row is represented by an element from the set 0001, 0010, 0100, 1000, 0001, 0010, 0100, 1000 it 
can also be ignored for subsequent optimisation assuming that all and — x x are available For example 
W - i i  in Equation 5 16 is formed by the row 0100 which implies W - n  = —x \  Clearly if two or more 
rows with non-zero digits are identical, they represent the same set o f additions so only one of these rows 
needs consideration for optimisation For N  — 4 there are 36 possible row patterns with a Hamming 
weight >  2 that imply unique additions as outlined in Table A 3 in Appendix A
Referring back to Equation 5 16 if we ignore any rows of the 13 x 4 matrix with all zeros or only 1 
non-zero digit we are left with the following rows
" 1 1 0 0 '
0 I  0 1
0 1 1 I
1 1 0  0
0 0 Ï  1
1 1 0 0
_ 0 0 1 I  _
Each of the rows in the above matrix are pushed onto a dynamic singly linked list -  used for code 
efficiency and memory conservation They are pushed on at the top for efficiency because order does
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not matter at this stage (they are ordered later on) Each node corresponds to a row in the above matrix 
and has four data elements corresponding to the signed digit value of each column The node structure 
is shown in Listing 5 2
Listing 5 2 NEDA Node
// NEDA row SLL node definition 
struct nodeNEDA {
unsigned char rbitO 
unsigned char rbitl 
unsigned char rbit2 
unsigned char rbit3
struct nodeNEDA next
Next, if  any rows have the same pattern all but one are redundant In the above matrix, the pattern 1100 
occurs twice so one is removed from the list leaving
1 1 0 0
0 I 0 1
0 1 1 I
I 1 0 0
0 0 T 1
0 0 1 I
5 4 2 3 Step 3 -  Eliminate l ’s Complement Equivalences
After eliminating redundant rows we are left with a number of unique patterns that have at least two 
non-zero digits per row However, it may be the case that there are occurrences where a certain pattern 
remains on one row and it’s 15s complement occurs on another row Table A 3 shows that a unique pattern 
and it’s ones complement infer the same unique set o f additions, albeit the final output is the ±  of the 
other Therefore for subsequent optimisation, one of these rows can be eliminated since only additional 
inverters are required and the ’1’ added to the LSB can be subsumed by the PPST The DPL algorithm 
checks for this condition for each row and as soon as it is found, one row is eliminated and the next row 
is checked By virtue of the redundant row elimination, it is guaranteed that if a l ’s complement pair 
is found there will be no other row in the rows that haven’t yet been checked that form the appropriate 
l ’s complement pair, which saves unnecessary iterations Applied to this particular example this step 
reduces the permutation matrix to
(5 19)
1 1 0 0
0 I 0 1
0 1 1 I
I 1 0 0
0 0 1 I
5 4 2 4 Step 4 -  Build Permutation SOP
Steps 2 and 3 reduce the example 2D slice in Equation 5 16 to the residual matrix shown in Equation 5 19 
The DPL algorithm considers each residual row in turn and builds an implementation SOP for that row,
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as in (5 20)
'  1 1 0 0 ' (po)
0 I 0 1 (pio) and
0 1 1 I =>► ((P3)(P5l) OR (Pio)(P52) OR (p il)(p53)) AND
T 1 0 0 (Pb) and
_ 0 0 1 T _ (p il)  AND
Each SOP term is represented internally as a data structure with elements p r o c L v e c to r  (a bit vector 
where each set bit represents a specific adder to be resource allocated) and n u n u io n z e r o s  (the Ham­
ming weight o f p r o c L v e c to r  that records the total adder requirement) In Equation 5 20, pv means bit 
v is set in the p r o c L v e c to r  for that SOP term The number of possible two input additions is equiva­
lent to the combinatorial problem of leaf-labelled complete rooted binary trees [261] With N  =  4, the 
number of possibilities is 180 as shown in Table A 3 (in Appendix A) and the general series in N  in­
creases quickly for TV >  4 (see proof in Appendix A) Future work will investigate an automated method 
for configuring the DPL algorithm for any N,  which will leverage the expression for the general series 
presented in Appendix A To get around this issue m the meantime for larger N  CMM problems, the 
author proposes to leverage the divide and conquer approach as suggested in Section 5 3 13 By dividing 
an N-point dot product into N / r  smaller r-point chunks, a large problem can be divided into more man­
ageable sub-problems (Section 5 3 13 also outlines why this also makes sense from an implementation 
perspective) In the example being used here, N  =  4 so sub-division is not necessary
So, each p r o c L v e c to r  is a 180-bit vector with a n u n u io n z e r o s  vanable equal to the number 
of required adders The SOPs for each row are logically ORed together to form a permutation SOP that 
is an exhaustive set o f sub-expressions options that implement the entire permutation The permutation 
SOP for Equation 5 16 is given by the three-term SOP in Equation 5 21
((P11)(P6)(P53)(P10)(P0))
((Pll)(P6)(Pl0)(P52)(P0))O R (5 21)
((Pi 1) (p6 ) (p3 ) (p51) (PlO ) (PO ) ) OR
The last term in Equation 5 21 has n u n u io n z e r o s  = 6 so it requires 6 unique additions (+PPST) to 
implement Equation 5 16 whereas the first two options only require 5 unique additions (+PPST) The 
three possible architectures corresponding to each SOP term are illustrated in Figure 5 17 Clearly one 
of the first two options is more efficient if implementing this dot product in isolation However, when 
targeting a CMM problem one must consider the CMM level, and it may be that permuting the first 
option at CMML gives m a better overall result since it may overlap better with requirements for the 
other dot products Hence it is necessary to store the entire SOP for each permutation at DPL and then 
permute these at CMML to obtain the guaranteed optimal
To appreciate how a permutation SOP like the example in Equation 5 21 is generated, some imple­
mentation details are subsequently outlined Ordinarily these may not be of interest but since the DPL 
algorithm generally may be executed for a large number of permutations, efficient implementation is 
crucial to the feasibility of the algorithm The SOP for each permutation is built using a singly linked list 
strategy to conserve the memory allocated by the operating system running this optimisation algonthm
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Figuro 5.17: Architecture Options Implied by Example SOP
Each SOP term is allocated a node in the list and the node definition is illustrated in Listing 5.3. A key 
implementation decision is the representation o f p r o c L v e c to r  as discussed in detail in Section 5.4.2.6. 
The current implementation o f the 180-bit p r o c L v e c to r  as shown in Listing 5.3 is a collection o f six 
i n t  variables representing 32-bit chunks o f  p r o d . v e c t o r .  Since the i n t  data type is typically 32 
bits wide on a conventional desktop PC. 6 x  i n t  192 bits so the top 12 bits o f  p v .6  arc unused.
Listing 5.3: SOP Term Node Data Structure
H  CM) t-Zt  nod» d a t u m  io n
« t r a c t  nod*« {
/ /  H a n i n i  « « 1 9 h t o f  p ro d  » « c to »
IM ialfM d f lU f num r .o f ita ro a .
I I  I tS - B t t  p ro d  »*<rt«>r i n p la r a n t a d  «1 an  » w q i t u  0 »  i n t  d a ta  efcunka
I I  p iO d v a c lO i  |\ e q v i v »  (p v _ « .p v _ * . p v *  . p v _ l .p v _ 3 . pv_J )
a a a l j u d  I n t p v _ l ,
u s a lg a a d  I n t P V .3 »
u n a lfn a d  I n t p v . J ,
u a a l f n a d  knt
u a a is n * d  t n t I« .* .-
u n a iç a a d  t n t
/ /  F o i n ta r  t o M a t  I  t a t  rv-xK
a t r u c t  n o d a« .
>4
n a x tr
The implementation challenge in this step is to build the linked list for the permutation SOP from 
the matrix in Equation 5.20. The approach taken is to use three separate linked lists whose list head 
pointers switch dynamically and the SOP is formed in an accumulated manner by taking each row o f the 
residual matrix (such as Equation 5.20) in tum. The implementation can be conceived as a finite state 
machine as described in Figure 5.18. When the SOP for the very first row is encountered the nodes for 
each product (P) in the SOP are pushed onto the singly linked list s i  1 . 1  (the order doesn’t matter in 
this case since n u iru n o n z e ro s  is equal for each P in the SOP for this row). The state machine moves 
to state STORE.3 where the second row SOP is pushed onto singly linked list s22_2  (again the order 
doesn’t matter in this case since n u m _ n o n z e ro s  is equal for each P in the SOP for this row). Then 
s i  1_I and s i  I_2  are combined and the results are stored in s i  1_3. This combination process involves 
combining each node from s i  1 . 1  with each o f  the nodes in s l l J Z  forming new nodes that are stored 
in s i l - 3 .  So if s i  1 .1  has L\ nodes and s i  1J2 has l 2 nodes. s l l _ 3  will have L\ x L 2 nodes. After 
combining all nodes from the in-list (s2 1 _ 2 ) and the current-list ( s i  1 .1 )  into the out-list ( s i  1 .3 ). the 
out list represents the partially accumulated SOP The state machine iterates until the partial SOP for 
each row has been incorporated into the overall permutation SOP. Each term in this final SOP represents
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Figure 5 18 Permutation SOP Building Finite State Machine
an implementation option for the associated signed digit representation permutation of the associated dot 
product constants
The combination of two nodes is illustrated in Figure 5 19 When combining two particular nodes the 
p r o c L v e c to r  data associated with each node ( p r o d _ v e c to r m and p r o d - v e c t o r ^ )  are combmed 
in a bit wise OR fashion to generate a new p r o d _ v e c t o r  ( p r o d _ v e c to r out) for the output node This 
new vector p r o d _ v e c t o r aui represents a total number of unique adders needed for all rows combined 
thus far (possibly one option of many -  the number of options depends on the number of nodes in 
the out-list) The node value for n u m _ n o n z e ro s  for the new node ( n u m j io n z e r o s ^ t )  m s l l - 3  
is obtained by counting the number of ones in p r o d _ v e c t o r OWi However, this is not necessary in 
the case where p r o d _ v e c t o r m bit wise AND p r o d - v e c t o r ^  equals zero In this specific case 
n u m _ n o n z e ro sout = n u m _ n o n z e ro sm + n u m _ n o n z e ro scur This check saves the computational 
burden of iterating over p r o d . v e c t o r ^  After each set o f combinations, each P in the output SOP 
represents an alternative way of implementing all the rows combmed thus far m terms of unique adders 
For the cases where the bits must be counted, some techniques that have been implemented to speed up 
the process include
•  If the count exceeds a user-defined maximum, terminate the count and don’t add the term to the 
SOP For example if one realisation requires more adders than using regular 2’s complement adder- 
based DA there is no point in considering it any further This maximum value can also be dynam­
ically updated according to dynamic CMML stage results if DPL and CMML are executing in a 
pipelined manner Such strategies help to avoid searching useless expanses of the search space -  
hopefully making the task more tractable An intuitive initial value for the user-defined maximum 
would be one less than the adder requirement to implement the 2D slice if the constants are coded 
using regular 2’s complement implementation Hence the algorithm will only consider solutions 
that are better than can be obtained directly without running the optimisation algorithm
• The p r o d . v e c t o r  data element can be represented internally in different ways as discussed m
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Figure 5.19: Node Combination at DPL
Section 5.4.2.6. I f  it is broken up into a sequence o f c h a r  or i n t  chunks the bits for each can be 
counted by using a look-up table.
•  Also it is possible that when counting the set bits in an i n t  or c h a r  chunk in p r o d - v e c t o r , ^  
the associated chunk in either p r o d - v e c t o r , n or p r o d _ v e c t o r ojr is all zeros. Therefore 
num _nonzeros™ / can be simply updated by the number o f bits set in the chunk that isn’t zero.
Some more techniques that have not been yet implemented, but are targeted for future investigation 
include:
•  If counting the number o f  bits set in p r o d .v e c to r ,* , ,  and at some point dunng the process 
nutTLnonzeroSouf ■ n u m _ n o n z e ro s ,„  + n u n u n o n z e r o s rur there is no point in continuing 
any further since it is guaranteed that no more set bits will be found. However, careful investigation 
must be carried out to ensure that the extra overhead o f  the comparison operations docs not negate 
the potential gains achievable with the early bit count termination.
•  Essentially the goal is fast bit counting it is therefore worthwhile investigating the feasibility of 
implementing a highly parallel bit counting hardware accelerator.
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It is clear from Figure 5 18 that by following this state machine for all rows in the residual matrix 
(such as m Equation 5 20), the final SOP linked list will be a list o f implementation options where each 
node is a term in the permutation SOP (e g Equation 5 21)
5 4 2 5 Step 5 -  Update Global DPL SOP
The algorithm checks each term in the current SOP produced by step 4 to see if it has already been 
found with a previous permutation If  so, it is discarded -  only unique implementations are added to the 
global list This global list is implemented using a 2D skip list to minimise the overhead of searching 
it with a new term from the current permutation SOP (Figure 5 20) In the horizontal direction there 
are “skip nodes” ordered from left to right in order of increasing num_non z e r o s  in the skip node list 
(SNL) In the vertical direction there are “product nodes” and each skip node points to a product node 
list (PNL) of ordered product nodes where each product node in the PNL has the same number o f bits 
set (l e n u m _ n o n z e ro s )  in its p r o d . v e c t o r  bit vector Therefore, if a new node is presented with 
n u m _ n o n z e ro s  = n u m j io n z e r o s nety and p r o c L v e c to r  = p r o d _ v e c t o r neuj, it makes sense to 
only search the subset o f nodes m the global list that have the same value n u m j io n z e r o s ne.l„ (i e 
only search one particular PNL) The PNLs are ordered in increasing order of their p r o c L v e c to r ,  if 
p r o d . v e c t o r  is considered as a 180-bit integer Therefore, when iterating over a PNL at a given skip 
node, and the current iteration product node has a p r o d _ v e c t o r  variable value of p r o d - v e c t o r ^  
such that p r o d _ v e c t o r cin- >  p r o d _ v e c t o r new, it is guaranteed that p r o d _ v e c t o r new is not al­
ready in the list and can be inserted at this point When inserting into the list a unique permutation ID 
(p id )  is added to the node along with p r o d . v e c t o r  so that the SD permutation that generated it can 
be reconstructed If the condition p r o d _ v e c t o r cur =  p r o d _ v e c t o r neziJ is true, then the SOP term 
already exists in the PNL so the new node is discarded and the search terminates immediately for this 
SOP term
Essentially, step 5 of the DPL algorithm may be thought of more abstractly as follows Each iteration 
of steps 1-4 of the algorithm produce a set of new numbers and in step 5 any new unique numbers 
presented are recorded in a list These unique numbers correspond to unique values of p r o d _ v e c t o r  
The implementation challenge for step 5 is how to sort and search the list such that when a new number 
is presented the following needs to be determined as quickly as possible
• Is this number already in the list7 If  so -  discard (The search and matching tasks)
•  If not, where to insert into list to aid the speed of the search task7 (The sort task)
For the sort task the author proposes to use the 2D linked list structure so that it will reduce the 
number of nodes that need to be inspected when a new node is presented The search algorithm then 
jumps to the appropriate n u m j io n z e r o s  PNL and iterates down through the list until it is determined 
if  the presented node is new or not A consequential bonus of such an arrangement is that the final list 
is ordered in an attractive way for efficient CMML optimisation as discussed in Section 5 4 3 Since the 
CMML search space is huge, clever sorting is important The implementation of the node comparison 
(the matching task) is crucial since as discussed in Section 5 4 2 6, it is the computational bottleneck of 
the DPL algorithm The comparison performance is influenced heavily by the internal representation of 
the p r o d . v e c t o r  structure data element Since p r o d _ v e c t o r  is a 180-bit vector is outside the scope
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Figure 5 20 DPL Unique Implementation Skip List
of regular C/C++ data types so some creativity is required Potential solutions to this issue are discussed 
in detail in the next section
5 4 2 6 DPL Algorithm Analysis and Profiling
The DPL algorithm was profiled for 11,936,085 permutations of the dot product to compute the 8-point 
ID DCT coefficient X ( l )  in Equation 3 l ib  where N  = 4 This number of permutations represents 
approximately 8 65% of the entire permutation space for this dot product Results show that approxi­
mately 60% of the computation time is consumed by bit counting and bitwise OR operations (broken up 
into 50% count and 10% OR) Also, approximately 30% of the time is consumed by dynamic memory 
allocation and deallocation (C++ new  and d e l e t e  operators)
The runtime for the DPL algorithm for each o f the 8 dot products in the 8-point ID DCT CMM 
with M  — 13 is approximately 24 hours (using a Pentium-4M 2GHz running Windows 2000) This 
runtime increases as M  increases so efficient implementation is key to the viability of the algorithm 
Some general implementation techniques that were used to minimise runtime include
•  Keep the number of function arguments low and the number of live variables low to minimise 
probability of “spilling” which means data is kept m processor registers as opposed to out in mem­
ory By keeping live algorithm data close to the processor core, frequent slow memory accesses 
are avoided
• The algorithm has inherent early-exit strategies that avoid unnecessary computation without com­
promising the optimality o f the results
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Since node bit counting and node combination (using bitwise OR) are the bottlenecks of the al­
gorithm, the chosen data representation of the nodes is important and some potential candidates for 
representing the nodes are presented m Listing 5 4 ( p r o c L v e c to r  is 180-bits wide) and discussed m 
the following
Listing 5 4 SOP Term Node Data Structure Options
•  M any other implementation tweaks are o f course possible and may be introduced m the future
// Option 1 // Option 2 // Option 3
struct pnode { struct pnode { struct pnode {
sc bv<180> prodvector unsigned int pv 1 unsigned char Pv__l
double pid unsigned int pv 2 unsigned char pvj
unsigned int pv_3 unsigned char pv__3
struct pnode next_p unsigned int pv 4 unsigned char PV_4
} unsigned int pv 5 unsigned char pv 5
unsigned int pv_6 unsigned char pv__6
double pid unsigned char pv__7
unsigned char pv__B
struct pnode next_p unsigned char pv 9
} unsigned char
unsigned char pv_ll
unsigned cùar pv_12
unsigned char pv 13
unsigned char pv_14
unsigned char Pv_15
unsigned char 
unsigned char pv_17
unsigned char pv_18
unsigned char Pv_19
unsigned char pv 20
unsigned char pv_21
unsigned char Pv_22
unsigned char Pv_23
double pid
struct pnode next_p
}
Option 1 The p r o c L v e c to r  element is represented by a single data variable using the SystemC bit- 
vector data type sc_bv<  18 0 > Using the SystemC language is interesting since it defines hardware-like 
data types such as user defined precision bit vectors, making coding more straightforward and easy to 
maintain Also, SystemC has recently been ratified by the IEEE as a standard so there is growing support 
for the language and plenty of resources to refer to [262]
Advantages
•  It is a single variable so is easy to manipulate m code 
Disadvantages
•  When comparing two values of p r o c L v e c to r  all 180 bits must be compared It is possible to 
iterate over the individual bits from MSB down towards the LSB to determine whether one is 
bigger than the other (according to the highest order set bit in both) but this is veiy slow since 
SystemC data types are themselves structures and comparing elements of structures involve a lot 
o f accesses
•  The data types sc_bv<X> actually need 16 bytes m memory regardless of the size of X so the 
single variable advantage is not as clear-cut as it appears
•  If X > 64 a cast is required to the type sc_bigumt<X> when comparing sc_bv<X> strings 
This is undesirable in terms of computational processing In fact the type sc_biguint<X> 
also requires 16 bytes of memory so in fact scJbiguint<X> possibly represents an improved 
alternative to sc_bv<X> since the casting will be eliminated
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Profiling variations o f  the bit counting function has shown that counting bits in SystemC data types 
is very inefficient compared to the native C/C++ data types. Hcncc SystemC types do not seem a 
viable solution and native data types were investigated instead.
O p tio n  2 The p r o d .v e c c o r  element is distributed over a group o f  i n c  chunks where p v . l  contains 
the LSBs up to pv_6 which contains the MSBs. Since a collection o f i n c  variables can only hold 
multiples o f  32 bits there is obviously redundancy for 180 bits (closest is 192 bits).
Advantages:
•  Native C/C++ types arc faster for bit counting compared to SystemC types.
•  Dividing p ro d _ v e c C o r  into explicit chunks helps to avoid some redundant bit counting. By only 
counting the bits set in an i n c  chunk whose value ! =  0 some time is saved. Referring back to 
Figure 5.19 when combining two nodes the two sets o f input chunks arc bit wise ORed together 
individually. If corresponding chunks are both zero valued, no bitwise OR is necessary and the 
combined chunk is also zero. If one chunk is zero valued, then the combined chunk can take on 
the value o f  the other input chunk directly. Comparing an i n c  variable to 0 is much faster then 
the corresponding operation for SystemC types.
•  Dividing p r o d .v e c c o r  into explicit chunks also enables carly-exit strategies for step 5 o f  the 
DPL algorithm (the searching and sorting o f the skip list). Such a strategy is illustrated by the 
pseudo code in Listing 5.5. When comparing two p ro d _ v e c C o r  values, the goal is to find out 
as soon as possible if they are equal so that the presented node can be discarded. If the nodes arc 
not equal the next goal is to establish whether the presented node is “ less than" the current node. 
If this condition is tme, the presented node is inserted in the PNL at this location. The faster these 
comparison results can be determined the better because if it is not equal and not less than the 
current node, it obviously must be greater than the current node and we must continue searching 
the PNL.
_____________________________Listing 5.5: SOP Term Scarch and Sort
/ /  fv  i r . ;» Ü  • •  hi  tay  o f  i n t  v a t i a s l a a  t o t  p r a a a n ta d  noda cfcur.Jta
/ /  pv  c u t i w i l  I « ; ; )  • > M r l y  o f  i n t  v n n a a l a a  t o r  c lran ca  o f  c u r r a n t  MR. noda
t a t  > •  l j
/ /  Cliock t o  a a a  1f p  t  •  a a  r. t. »4  r-oda ia  aq u a )  t o  t b a  c u r  r a n  l noda tn  i n a  m .  
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Disadvantages:
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•  The p r o d . v e c t o r  element is not a single variable so it makes coding more verbose
•  The i n t  type offers less granularity compared to the c h a r  type
•  Implementing the bit count of an m t  type using a single look-up table is too big (232 possibilities)
tains the LSBs up to pv_23 which contains the MSBs Since a collection of c h a r  variables can only 
hold multiple of 8 bits there is obviously redundancy for 180 bits (closest is 184 bits)
Advantages
•  Similar to option 2 but with finer granularity
•  Implementation as a software look-up table is feasible (only 28 possibilities)
Disadvantages
•  Similar disadvantages as option 2
F u rth e r Options Clearly there are many other data types and partitioning options that could be used 
when implementing the p r o d . v e c t o r  data element that would be suitable for fast bit counting How­
ever, another interesting approach would be to investigate potential hardware acceleration solutions for 
bit counting and comparisons of data A dedicated hardware accelerator solution offers greater flexibility 
and can be tailored specifically for the problem in hand It is possible to count the number of set bits in a 
string o f data in a single clock cycle by using a highly parallel hardware loop-up table The comparator 
could also be implemented in hardware In a single clock cycle it is possible to determine whether two 
data variables are equal, and if  not, which is bigger The current implementation of the DPL algorithm 
uses option 2 ( i n t  chunks), but hardware acceleration solutions will be investigated in the future The 
bit counting is currently implemented by masking the LSB and accumulation of bit count by 1 if the LSB 
is set The i n t  vanable is then shifted right one position and the mask accumulate repeats This happens 
for all 32 bit positions
5 4 2 7 DPL Results
To verify the implementation of the DPL algorithm and to validate the claim that improved adder resource 
savings are possible by permuting the radix-2 SD representations o f CMM dot product constants, the 
DPL was run to optimise two simple 4-point dot products The selected test cases were the Daubechies 
D4 wavelet and scaling functions (useful in wavelet-based image compression and analysis) [45] The 
Daubechies D4 scaling and wavelet functions are shown in Equations 5 22 and 5 23
Option 3 The p r o d . v e c t o r  element is distributed over a group of c h a r  chunks where p v _ l con-
X sc a l e  — h o X Q “I- f l \ X \  -f- / l2 ^ 2  “ t-  ^ 3 ^ 3  
X w a v e l e t  =  ^ 3 ^ 0  ^ 2 ^ 1  +  ^ 1 ^ 2  ^ 0 ^ 3
(5 22) 
(5 23)
where
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Table 5 1 16-bit Daubechies D4 Full Adder Requirements
CM M
2 ’s Complement CSD DPL
+ FA + FA + FA FA% Saving
D4 Scaling 22 205 20 186 18 169 9 1
D4 Wavelet 20 188 22 202 18 169 10 1
The DPL algorithm was run exhaustively with 16-bit constants (M  =  16) for both dot products Ta­
ble 5 1 compares the number of physical adder “units” required and the associated 1-bit full adder (FA) 
requirements The results generated by the DPL algorithm are compared to the adder requirements if 
simple 2 ’s complement or CSD is used It is clear that the DPL algorithm improves on both 2 ’s comple­
ment and CSD for both the D4 scaling and wavelet functions The percentage FA savings achieved by 
the DPL algorithm compared to the second best implementation are also listed (CSD for scaling and 2 ’s 
complement for wavelet) Interestingly, the DPL algorithm found a total 59 different SD permutations 
that can implement the D4 scaling function with 18 adders, and 63 SD permutations that can implement 
the D4 wavelet function with 18 adders None of these SD permutations are the 2 ’s complement or 
CSD permutations The improvements illustrated by Table 5 1 validate the claim that permuting the SD 
representations of the CMM constants can improve the results found by a CSE optimisation algorithm 
Benchmarking against state of the art CMM optimisation algorithms is deferred until Section 5 4 6 after 
the CMML stage of the algorithm has been outlined
5 4 3 C M M  Level (C M M L ) Stage
Once the DPL algorithm has run for each of the dot products m the CMM, there will be N  2D skip lists 
(such as that illustrated in Figure 5 20) -  one for each of the N  dot products examined The task now is 
to find the best overlapping product nodes for all CMM dot products Overlapping nodes have similar 
p r o c L v e c to r  set bits, and this results m adder resource sharing when implementing the CMM It is 
expected (though not guaranteed) that since the skiplists are ordered with the lowest n u i r u io n z e r o s  
PNL first, the optimal result will be converged upon quickly saving needless searching of large areas of 
the permutation space The CMM Level (CMML) algorithm searches for the optimal overlapping nodes 
from each of the DPL lists
Figure 5 21 illustrates how a 2D skip list produced by the DPL algorithm is rearranged pnor to 
processing by the CMML algorithm Each PNL is stacked into a ID linked list in order of associated 
n u ir u io n z e r o s  value (lowest num_n o n  z e r o s  at the top) This stacking is done for each of the DPL 
components of the CMM Further discussion of the CMML algorithm in this section assumes that the 
skip lists are stacked, even if this is not mentioned explicitly The CMML algorithm permutes the terms 
in each skip list with terms from others, starting from the top of each The CMML algonthm executes 
the following steps for all permutations of the skip list pointers s l p [ i ] ,  i — 0,1 , , N  -  1 (eg
Figure 5 22)
1 Load the next permutation by reading the appropriate node from each of the DPL component skip 
lists (the very first permutation will be the top nodes in each of the stacked skip lists)
2 Combine these nodes (using bit wise OR and bit counting similar to the techniques used in Step 
4 of the DPL algorithm and as shown in Figure 5 22 for N  =  4) The value of n u m _ n o n z e ro s
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Figure 5.22: CMML Processing
o f the combined node represents the number o f adders necessary to implement the C’MM for the 
current permutation.
3. Check if the combined node produced by the previous step is better (fewer adder resources re­
quired) than the best solution found from previous permutations. If an improvement is found, 
record this permutation as the current best solution found thus far.
If the CMML algorithm examines all permutations, the final best solution recorded is guaranteed to  be 
the permutation that requires fewest adders to implement the CMM in question.
The potential exists to use the lowest n u n u n o n z e ro s  value found thus far to rule out areas o f  the 
search space -  hence the early exit mechanism referred to previously. For example, if an improved value 
o f  n u m j io n z e r o s  = 5 is found for a CMML solution, there is no point in searching DPL PNLs with 
num _non2 e r o s  >  5 since they are guaranteed not to overlap with other DPL PNLs and give a better 
result than 5. This concept is illustrated in Figure 5.23, and the technique gives rise to significant search
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Figuro 5.23: Example CMML Search Space Reduction
space reduction as discussed in Section 5.4.6. The benefit o f ordering the search space is that it allows the 
algorithm to recognise regions o f the search space that do not require examination (without sacrificing 
optimality) as the execution evolves and the CMML result becomes iteratively better.
The current best value o f  n u m _ n o n z e ro s  at CMML level could also be fed back to the DPL al­
gorithm to reduce the size o f  the skip lists generated by DPL (and hence permutation space) without 
compromising optimality. This requires that the DPL and CMML algorithms are executing in a pipelined 
manner. This idea has not yet been implemented and is discussed in Chapter 6.
5 .4 .4  C M M L  -  A  G e n e t ic  P r o g r a m m i n g  A p p r o a c h
Despite the DPL skip list ordering, the huge permutation space means that the exhaustive CMML ap­
proach is not tractable, especially as N  increases. However, the proposed modelling o f  the CMM 
problem and bit vector representation o f candidate solutions means that the CMML algorithm is very 
amenable to genetic programming. The bit vectors can be interpreted as chromosomes and the value of 
n u m j io n z e r o s  can be used to build an empirical fitness function (i.e. the less adders required, the fitter 
the candidate). The current fitness function is based upon the number o f adders but could be extended 
to include parameters such as layout, and speed. The use o f genetic programming should enhance the 
search strategy for a solution to a CMM design problem. If the search space proves too large to examine 
exhaustively, a genetic algorithm (GA) could be used to search the search space more cleverly. This is 
because a GA tends to gravitate toward finding solutions that have greater “fitness" and should converge 
on the optimal result quicker then a linear search of the search space.
5.4.4.1 R e la ted  W o rk
There has not been much work in the field that harnesses genetic programming to tackle the optimisation 
o f  multiplication by constant applications. The most relevant work is by Safiri et. al.. who use genetic 
programming techniques targeting the digital filter problem (FIR and HR) [263, 264]. Firstly, each of 
the filter taps are expressed as a rooted binary summation tree assuming each constant is represented 
with CSD. A genetic algorithm is used that selects sub-expressions from the binary trees according to a 
fitness function. As well as adder count, their fitness function includes weights for fixed-point accuracy, 
latch count and layout efficiency. Genetic operations such as crossover and mutation are applied with
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certain probabilities to the binary trees and the algorithm moves to the next generation for a new round 
of selection The modelling by Safin et al does not explore the potential o f SD permutation and is less 
amenable to hardware acceleration Unlike the algorithm proposed in this thesis, it does not arrange the 
search space in any particular order to save processing time Safin et al only consider the digital filter 
problem and not the more complicated CMM problem However, the fitness function used by Safin et 
al is interesting because it includes other factors as well as adder count so may be a useful guide in 
extending the fitness function used m this thesis in the future
5 4 4 2 Proposed Genetic Algorithm for CMML
A proposed GA to implement the CMML algorithm is summansed in Algorithm 1 It contains the five 
components necessary to be classified as a GA [265], namely
1 A genetic representation for potential solutions to the problem (The bit stnng p r o d . v e c t o r  
produced by a bit wise OR of candidate DPL components)
2 A way to create an initial population of potential solutions
3 An evaluation function that plays the role of the environment to rate solutions in terms of their ‘‘fit­
ness” (the bit counting operation -  a lower value of n u i r u io n z e r o s  represents a fitter candidate)
4 Genetic operators that alter the composition of children
5 Values for vanous parameters that the genetic algonthm uses (population size, probabilities of 
applying genetic operators etc )
Algorithm 1 GA-based CMML Algonthm 
m i  t„ p o p  ( ) ,
while itermination condition do 
e v a l_ p o p _ f  l t n e s s  ( ) ,  
s e l e c t i o n ( ) ,  
r e c o m b i n a t i o n {), 
m u t a t i o n ( ) ,  
end
A candidate solution c  is represented by a set o f N  skip list pointers s i p  [ i ]  [ c ] , where each 
pointer addresses a product node m dot product skip list i  ( i =  0,1 , , N  — 1) By combining these 
pointers the number of adders required to implement the CMM is determined The task of the GA is to 
find the DPL components that overlap as much as possible resulting in the fewest adders necessary to 
implement the CMM with a P1D architecture (see Figure 5 10) This goal is obviously the same as the 
goal o f the exhaustive CMML algorithm, but by its very nature, the GA should search the huge solution 
space more effectively A GA is an iterative process where each iteration is referred to as a “generation” 
Each generation contains a number of candidate solutions in parallel -  referred to as a “population” -  and 
the idea is that candidates with greater fitness have a better chance to breed and produce offspnng that 
contain the best genetic material from their parents (converging towards the optimum solution based on 
survival o f the fittest) The exhaustive algorithm essentially maintains one candidate solution at a time
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(e.g. Figure 5.22) and searches the pointer permutations linearly without regard to fitness. On the other 
hand, the GA maintains multiple candidates in parallel and the search is steered by the relative fitness of 
regions o f  the permutation space.
5.4 .4 .3  S te p  0  -  In itia lise  P o p u la tio n
The setup stage o f the GA involves initialising the population for generation 0. The size o f  the population 
is determined by the parameter p o p size . This parameter is usually determined heuristically and tends to 
range from 30 -  100 [266). Indeed pop s iz e  could dynamically adapt across generations [265], although 
this has not been implemented. Since the DPI, algorithm results arc ordered as described in Section 5.4.2, 
it makes intuitive sense to initialise the population with candidates (sets o f pointers) near the top of 
the DPL lists. This is achieved by weighting the selection o f  the initial candidates. For notational 
convenience, let z,,, =  s i p  [ i ]  [ c ] . As mentioned in the previous section, each pointer z ,<r points at 
an address in the skip list for dot product i  for a particular candidate solution c, where 0 <  i  <  N  -  1 
and 0 <  c  <  p o p s ize  1. Each pointer z ix  is in the range 0 <  ZiX <  NP,, where NP, is the number 
o f product nodes in the skip list o f  dot product i .  The algorithm randomly sets the pointer address Zx^ 
for all A' pointers for each o f  the initial p o p size  candidates according to an exponential probability mass 
function (Equation 5.24).
p(z.\c) =  ^  exp( - z t, J p )  (5.24)
According to Equation 5.24, the lower the value o f parameter p , the more likely a candidate is to have 
DPL component pointers nearer the top o f  the respective DPL skip lists (i.e. z tx  tends to zero for each 
o f the N  pointers).
The initialisation is further constrained to ensure that one o f  the initial candidates, candidate c  = 0,
points to the very top o f each of the DPL skip lists (i.e. z,% o =  s l p [ i ]  [0 ] =  O.Vi =  0 . 1 N  -  1).
Although not implemented, another approach would be to ensure that each o f the initial candidates arc 
unique and that no duplicates are present to give the algorithm the best chance o f maintaining candidate 
diversity and not converge too quickly on a “superfit” candidate. If the algorithm is further constrained 
to only record unique solutions as it iterates, and keeps a record o f  solutions found to prevent the search 
from retracing a previous path, this is called a tabu search. Tabu searching has not been implemented 
and it is argued that these extra constraints arc not really necessary, since the user should rely on the GA 
itself to inherently converge on the best areas o f  the solution space.
5 .4 .4 .4  S tep  1 -  P o p u la tio n  F itn ess  E v a lu a tio n
The fitness o f a candidate solution is obtained by doing a bitwise OR o f all o f  the component dereferenced 
pointers followed by bit counting as shown in Figure 5.22. The lower the resultant bit count the better 
as this means less adder resources arc required to implement the CMM problem with a P1D hardware 
architecture (Figure 5.10). A possible issue with the proposed algorithm is that the variance o f the 
CMML candidate fitness values is quite small and many candidates will have similar fitness. The logical 
question is how to distinguish between equally fit candidates? The present implementation chooses one 
candidate randomly, but it is possible that two candidates require the same number o f adders but require 
different additions (i.e. the addends arc different). In future, if more optimisation criterion are built in to 
the fitness function, the increased granularity o f the fitness function should give a more diverse range and
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greater variance For example, the fitness function /  could include factors like fanout and logic depth as 
well as adder count, e g Equation 5 25
Another possible variation could be to scale the fitness function using power law scaling or some other 
method [265] This scaling means the fitness function has an exponential curve, e g  a new solution 
with 4 adders compared to a solution with 5 adders is a much more impressive improvement than a new 
solution of 49 adders from 50 adders
5 4 4 5 Step 2 -  Selection
The selection process decides which candidates in the current generation are worth selecting for repro­
duction and/or copying directly to the next generation GA selection should maintain an appropnate 
balance between selective pressure and population diversity Selective pressure refers to how strongly 
weighted fitter candidates are likely to be selected ahead of weaker ones O f course this weighting is de­
sired but too much selective pressure leads to premature GA convergence (possibly at a local optimum) 
so a healthy population diversity is needed However, weak selective pressure can make the search inef­
fective and the GA can become a purely random search of the permutation space Tuning the parameters 
of the GA effectively plays with the balance of selective pressure and diversity
A good selection method will lead to effective searching and convergence Again, the best approach 
is problem dependent and determined heuristically The chosen selection mechanism may be classified as 
“tournament selection using simulated annealing based on Boltzmann decision” The proposed method 
in this thesis is a variation on the original algorithm by Goldberg [267], and the reasons for choosing this 
method are explained subsequently
Tournament selection involves a pure random selection of t individuals (t < pop s i z e )  that compete 
in terms of fitness against each other and the winner is selected This process is repeated p o p s iz e  times 
As t  increases the selective pressure increases but typically t =  2 However, the author proposes to 
use a simulated annealing strategy with essentially a “fuzzy” selection decision with t =  2 Simulated 
annealing optimisation is based on the analogy of the slow cooling of a material from a temperature 
above its melting point [126] At high temperatures there is a greater chance that weak candidates may 
be selected, which enhances population diversity and makes it less likely that the algorithm will get 
stuck m local optima As the temperature cools the strong candidates begin to dominate selection since 
the algorithm should be converging on the true optimum The choice of temperature T  and its associated 
rate of cooling are important design decisions for a simulated annealing based algorithm
The term “Boltzmann decision” refers back to the thermodynamic analogy mentioned earlier [126] 
If  the energy o f a system has increased by A E , the new state is accepted according to the laws of 
thermodynamics with probability p ( A E )  ~  ex p( —A E / k t ) ,  where k  in this context is Boltzmann’s 
constant The proposed approach uses Equation 5 26 which is plotted along with the exponent of X  =  
m 5 24 where f ( j )  and f ( k )  are the fitness values of candidates j  and k respectively
/  =  «(Adder Count) +  /? (Fanout) -1- 7 (Logic Depth) + (5 25)
1 1
(5 26)W  =
m = m  \  + ex
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Figure 5.24: Boltzmann Decision Based Simulated Annealing
As is clear from Figure 5.24. as the temperature T  decreases, the value o f  the exponential term A' moves 
further from the central vertical axis for a fixed f ( J )  and f { k ) .  As T  decreases W  — 1 when f ( j )  < 
f ( k )  and W  —* 0 when f ( k )  <  f ( j ) .  The original Boltzmann tournament selection algorithm proposed 
by Goldberg lets W  equal the probability that j  wins the tournament and 1 -  W  be the probability that k  
wins the tournament [267]. Goldberg proposes a tournament size 1 — 3, and the algorithm is summarised 
in Algorithm 2.
Algorithm 2: Boltzmann Tournament Selection Algorithm______________________________________
j  and k  compete:
Generate a random (float) number r  in the range [0,1 ] 
if r  < W  then
j  wins => w in  1 = j  
end 
else
k  Wins => w in  I = k
end
w in  1 and / compete:
Generate a random (float) number r  in the range [0 .1 ] 
if r  <  W  then
im'nl wins w in 2  *  w in  1
end
else
I Wins =i> win'2 = I
end
The author proposes a variation on Goldberg’s algorithm by introducing a fuzzy select threshold 
S  to enhance the population diversity (given that the variance o f fitness values is low). Using S, the 
selection algorithm can be programmed to have a higher probability o f  selecting a weak candidate as a 
tournament victor when the temperature T  is high in the early generations. As the temperature decreases 
and the algorithm converges on the optimum, the stronger candidate has a greater chance o f victory. The 
approach is summarised in Algorithm 3.
To summarise, the proposed selection method maintains a balance between population diversity and 
selection strength. The selection decision depends on the relative fitness o f competing individuals, the 
temperature T  and the fuzzy select threshold S . Since the GA should converge on globally optimal 
solutions as the generations iterate, the parameters T  and S  should decay over the generations to sclcct 
the strong candidates with higher probability.
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Algorithm 3 Fuzzy Boltzmann Tournament Selection Algorithm
/ 0 )  <  / ( fc) then 
if VP >  (0 5 + S) then j  wins (strong victory),
else k Wins (weak victory)
end
else if f ( j )  > f ( k )  then
if W  < (0 5 ~ S)  then k  wins (strong victory), 
else j  Wins (weak victory)
end
else
What to do if they are equal ( W  =  0 5)? Choose pure random winner9
end
It is worth noting that the selection algorithm requires a lot o f computational power -  and must be run 
p o p size  times per generation It may be more prudent to use a simpler selection method like stochastic 
universal sampling (spinning a roulette wheel once with p o p size  equally-spaced spokes) However, 
tournament selection using simulated annealing based on Boltzmann decision was chosen because the 
parameters T  and S  allow fine-grained control o f the algorithm behaviour
5 4 4 6 Step 3 -  Recombination
Recombination is the process of producing new offspring by somehow combining the information con­
tained in two or more parents The method used by this approach is uniform crossover After p o p s iz e  
individuals have been selected for the new population (step 2) a proportion of these are further selected 
for crossover based on a parameter representing the probability of XOVER pc The process is sum­
marised in Algorithm 4
Algorithm 4 Uniform Crossover Algorithm
for Each candidate in new population do
Generate a random (float) number r  in the range [0,1] 
if r  <  p c then
Append current candidate to XOVER list
end
end
for Each pair o f  adjacent candidates on XOVER list do 
x o v e r ( ) ,
Move to next pair on XOVER list
end
Note that the number of candidates selected for crossover should be even for easy pairing If the 
number selected were odd, an extra candidate could be added or removed -  this choice is made randomly 
An example showing two selected candidates paired for crossover is shown in Figure 5 25 Since each 
candidate is represented by N  pointers (in this case N  — 4) the uniform XOVER process generates a 
random N -bit mask Each bit location in the mask determines the mixture of genetic material from the 
parents each offspring is created with Consider Figure 5 25 If a bit location is ’O’ the corresponding 
pointer component for offspring ’0 ’ is crcated respectively from parent ’0 ’ and that for offspring ’ 1 ’ is 
created from parent 1 The opposite creation process occurs if the bit is ’ 1 ’
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Figure 5.25: Uniform Crossover Example
S.4.4.7 Step 4 -  M utation
Mutation is a genetie operator whereby individuals arc randomly altered. After selection and crossover, 
each candidate undergoes mutation based on a probability o f  mutation p mut, which is usually quite low. 
The process for applying mutation to the population is shown in Algorithm 5.
Algorithm 5: Mutation Algorithm_________________________
for Each candidate in n w  population do
for Each DPL pointer component in current candidate do 
Generate a random (float) number r  in the range [0,1] 
if r  <  pmu, then
A /  =  g e n e r a t e - i n u t a t i o n - s i z e  ( ) ;  
a p p l y j n u t a t i o n  ( A / ) ;
end
end
end
If according to Algorithm 5 mutation is to be applied, the degree o f  mutation is determined by a 
value A/, where A/ €  Z. A pointer selected for mutation moves A/ pointer locations up (A/ <  0) or 
down (A/ >  0) its associated DPL skip list. This is illustrated in Figure 5.26 where the example shows 
A/ <  0. The range o f mutations possible depends on the value o f a parameter M maj • The value for A/ 
is determined ba.**ed on a binomial probability density function p(A /) Eqn. 5.27. This distribution means 
that if mutation is applied, smaller mutations arc more likely than large mutations.
" ( W > =  A f ! ( ( 2 A / l l T - ~ i )  ~  ■ * / ) ! 0 5 A < ( 0 ' 5) <<: i * f " ' " ~ * <5 ' 2 7 >
To allow positive or negative mutations (up or down the DPL skip lists) the binomial distribution is 
re-aligned about M  =  0 (where /»(ft) =  ft hccausc A/  =  0 means no mutation). This rc-alignmcnt is
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Figure 5.26: Mutation Example
illustrated in Figure 5.27 and Figure 5.28 for A/max — 6.
After this step the new population forming the next generation is ready and the process loops back 
to step I. The process continues looping through steps I -4  until a termination condition is met. The 
termination condition employed in the current implementation is a fixed number o f generations, but 
could equally be a time constraint.
5.4.5 G enetic A lgorithm  Param eter Selection
Choosing the values for the parameters that steer a GA is widely acknowledged to be the most difficult 
step in the implementation o f a successful GA [266]. This is even more complicated if  the parameters 
are allowed to changc across the generations since their direction and rate of change must be determined. 
A summary o f the parameters controlling the proposed GA is outlined in Tabic 5.2.
The parameter values in Table 5.2 have been obtained empirically by trial and error, starting with 
‘‘sensible” values for each o f  the parameters determined intuitively. The population size (pop jsize ) 
is quite large becausc in the CMM problem, the variance o f the fitness values o f the solution space 
is relatively small compared to the size o f  the solution space. A large value for popjsize  increases the 
diversity o f the solutions at the expense o f computation time per generation. The smaller the initialisation 
weight /i, the nearer the initial population candidate component pointers are to the top o f the DPL skip 
lists. Good solutions are expected to have component pointers near the top o f the skip lists, but if p i s  too 
small, the population diversity is not sufficient. Higher values for temperature T  give weaker solutions 
a better chance o f being selected ahead o f stronger solutions to encourage diversity. However, T  decays 
exponentially as the generations iterate since the algorithm should converge on “good” solutions. The
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Figure 5 27 Binomial Distribution Function Figure 5 28 Re-Aligned Distribution
Table 5 2 CMML Genetic Algonthm Parameters
P aram eter Name Value
pop s iz e Population Size 3000
V Initialisation Weight 10 0
T Selection Temperature 0 001
S Selection Threshold 0 4
Pc Crossover Probability 0 98
Pmut Mutation Probability 0 08
Mmax Max Mutation Size 6
fuzzy selection threshold S  also controls the balance between selective pressure and diversity A larger 
S  implies better chance for a weak victory in the tournament selection process A typically quoted range 
m the literature for crossover probability p c is 0 8 0 9 [266] Frequent crossover encourages good
solutions to breed with each other in the hope of finding even better solutions A degree of mutation 
encourages diversity, but mutation probability p mut is usually quite small (<0  01), since large pmut 
tends to lose good solutions However, trial and error experimentation has shown that for the proposed 
CMM optimisation algonthm, a relatively large value for p mut leads to better solutions A large value 
for M max also increases diversity, since it determines the size of a mutation when mutation does occur 
according to pmut
Based on trial and error experimentation, the tuned parameter values in Table 5 2 have been estab­
lished The values for these parameters imply that the proposed CMML genetic algorithm produces 
better results when there is weak selective pressure (strong diversity) It is estimated that the reason for 
this is because the variance of the solution space fitness values is quite low, according to the current 
fitness function In a sense, the current search is almost a “needle in a haystack” search, so a healthy 
diversity is needed Extending the fitness function should increase the granularity of the fitness values 
in the solution space Hence the tuned genetic algorithm parameters are likely to change so that the 
selective pressure will increase
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Tabic 5.3: IP  8-point DCT/1DCT Adder Unit / Full Adder Requirements
CMM
Initial (40) 1241] [242] Proposed Approach
+ + + + FA Untuned GA [268] Tuned GA 269]+ FA FA% + FA faVo
DCT 8bit 300 94 65 56 739 78 730 1.2 77 712 3.7
DCT 12bit 368 100 76 70 1202 109 1056 12.1 108 1048 12.8
DCT 16bit 521 129 94 89 2009 150 1482 26.2 141 1290 35.8
I DCT 14bit 444 n/a n/a 81 11% n/a n/a n/a 93 934 21.9
Tabic 5.4: Operating Conditions o f Proposed CMM Optimisation Algorithm Test Cases
CMM ParallelMachines’
Operating
System Processor
SD Search Spacc DPL
Runtime
CMMLGA 
RuntimeDPL CM ML
DCT 8bit I
Windows
2000
Pentium-4M
2GHz 10* IO40 Minutes Minutes
DCT 12bit 8 Windows
2000
Pentium-4
2GHz 10* 1062
~24 hours Minutes
DCT 16bit 8 Windows2000
Pentium-II
733MHz 10l° 10'“ ~6 days Minutes
I DCT Mbit 8 Windows2000
Pentium-4M
2GHz 109 106* =24 hours Minutes
Note*: Parallel machines used to run the DPL algorithm
5.4.6 CM  M L Results
For a fair comparison with other approaches, the number o f 1-bit full adders (FAs) allocated in each 
optimised architecture should be used as opposed to "adder units". For example, a solution that requires 
10 x 8-bit adder units (80 FAs) is more attractive then a solution requiring 5 x 32-bit adder units (160 
FAs) in terms o f circuit area, despite the fact that it requires 10 adder units as opposed to 5. It is clear 
that FA count more accurately represents circuit area requirements. Unfortunately, the bitwidth o f each 
unit o f the solutions are unspecified in other publications apart from in [242]. Using the 8-point ID 
DCT/IDCT (Ar =  8 with various M )  as a benchmarking CMM problem. Table 5.3 compares results 
with other approaches based on adder units and FAs where possible. Two sets o f  results arc presented in 
Table 5.3 one set are preliminary solutions found after 100000 generations o f the proposed GA with 
un-tuncd parameters [268], and the second set are found after 1000 generations o f the GA configured 
with the tuned parameters listed in Table 5.2 [269], The proposed approach compares favourably with 
Boullis and Tisserand [242] in terms o f FAs (see FA% savings in Table 5.3), even though this gain is 
not reflected by the number o f adder units required. Gains are evident using the untuned parameters -  
from 1.2% for the 8-bit DCT increasing to 26.2% for the 16-bit DCT. As expected, increased gains arc 
achieved using the tuned GA from 3.7% for the 8-bit DCT to 35.8% for the 16-bit DCT. It is clear that 
more gains are achieved as the size o f the problem increases (increasing M ). This is because there arc 
many more SD permutations possible as M  increases, coupled with the fact that the proposed algorithm 
has more scope to intelligently find near optimal solutions using the genetic algorithm. The algorithm 
by Boullis and Tisserand docs not search the SD permutation spacc and uses heuristic search tcchniqucs, 
which results in sub-optimal results compared to the results achieved by the proposed algorithm.
The improved results achieved by the proposed algorithm come at the cost o f  execution time. How­
ever. despite the large search spaces involved when examining all SD permutations, the proposed al-
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gonthm is still tractable Unfortunately, it is not possible to compare the proposed CMM optimisation 
algorithm against relevant prior art in terms o f execution time For most pnor art algorithms, execution 
time is not discussed since it is not necessarily an issue because those algorithms do not address the 
huge search spaces associated with SD permutation However, even without SD permutation, the general 
sub-expression elimination problem is quite difficult In their paper, Boulhs and Tisserand state that the 
execution time of their algorithm ranges from a few minutes to a few hours depending on the run-time 
optimisation effort o f the algorithm [242] The execution time for the proposed algorithm is important 
since the gains achieved by the algorithm come at the cost o f extra computation The computational 
bottleneck with the proposed algorithm is the DPL stage, which is descnbed in Section 5 4 2 However, 
as clear from Figure 5 16, the DPL optimisation of each dot product m a CMM can be optimised inde­
pendently m parallel and this has been exploited when generating the results presented in Table 5 3 The 
operating environment for each test scenario listed in Table 5 3 are presented in Table 5 4 It is clear 
that as M  increases, the execution time of the DPL algorithm increases significantly Unfortunately the 
computers used for each test run were different due to the limited resources available to the author, so it is 
difficult to extrapolate an accurate relationship between problem complexity M  and the execution time 
It is interesting to note that the execution time of the CMML GA is independent of M  It is postulated 
that the reason for this is that the ordering of the DPL solutions by step 5 of the DPL algorithm (see 
Section 5 4 2) means that the CMML GA searches the most promising regions of the overall solution 
space first Nevertheless, it is clear that the execution time of the DPL algonthm and the computing re­
sources required are concerns for large M  or for larger CMM problems As outlined in Section 5 4 2 6, 
the computational bottleneck of the DPL algorithm is the bit counting task Section 5 4 2 6 also outlines 
potential avenues for future research to improve the performance of the current implementation
Despite the execution time concerns for large M , the modelling approach used means that the pro­
posed DPL algonthm is tractable and can search the DPL SD permutation space exhaustively As is 
evident from Table 5 4, the CMML search spaces are huge, and this is why the genetic programming 
approach was followed when designing the algorithm The results in Table 5 3 are based in searching 
much less than 1% of the CMML search space, and this is why the CMML execution time is o f the order 
of minutes However, it is clear that despite searching such a small amount of the potential solutions, the 
solutions obtained improve on the prior art, and this is attributable to the way in which the problem is 
modelled and the search space is organised Also, the hypothesis o f achieving extra saving by permut­
ing the SD representations is validated by the fact that the best SD permutation yielding the results in 
Table 5 3 are not the CSD permutation It is also interesting to note that for each of the benchmarks m 
Table 5 3, the tuned GA parameters cause the proposed algorithm to invoke its search space reduction 
mechanism (see Section 5 4 3 for details) This reduces the search space for each DCT benchmark from 
the orders listed m Table 5 4 to the order of 1017 without compromising the quality of the results Even 
though a search space of 1017 is still very large, the fact that the reduction mechanism is invoked shows 
that the genetic algonthm is converging on near-optimal soultions quite quickly
5 5 MCMM Extension
This section explains how the CMM optimisation algonthm proposed in this chapter may be leveraged to 
optimise the SA-DCT problem as described in Chapter 3 (also covers SA-IDCT problem of Chapter 4)
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Section 5 2 classifies multiplication by constant applications into four categories smgle constant multi­
pliers, constant multiplier blocks, digital filters and constant matrix multiplication (CMM) The adaptive 
nature of the SA-DCT means it is essentially multiple related CMM (MCMM) problems Depending on 
the amount of shape pixels N  in a vector x, an TV-pomt ID DCT CMM is computed on x  There are 8 
possible CMMs (1 < N  <  8), as is clear from Figure 5 29 The key point to note is that all 8 CMMs 
are related since they operate on the same data vector x  (actually different ranges of x  depending on N ) 
The MCMM interpretation o f the SA-DCT is to combine the 8 basis matrices into one large 3 6 x 8  basis 
matrix that operates on a; as shown m Figure 5 29 When combining the constant basis matrices to get 
the 36 x 8 matrix, all N  x N  matnces (N  ^  8) are padded to N  x 8 matnces by padding an appropriate 
amount on zero-valued columns
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Figure 5 29 SA-DCT as an MCMM Problem
Using the MCMM representation, the SA-DCT may be regarded as a collection of 36 dot products 
For reasons including area, bandwidth, power and the nature of the incoming data, the SA-DCT archi­
tecture proposed in Chapter 3 does not use an MCMM computation unit capable o f computing the 36 
dot products in parallel Instead, a time-multiplexed computation unit is used that can be configured 
to compute one of the 36 dot products per cycle (a serial computation scheme) The core SA-DCT 
architecture described in Chapter 3 may be descnbed at a high level by the diagram in Figure 5 30 
The sub-expression addends from data vector x  are time-multiplexed depending on which one of the 36 
SA-DCT MCMM dot products is being computed at that instant The sub-expression sums (the adder
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outputs) that drive the PPST are also time-multiplexed m the same manner Both time-multiplexing 
stages are clearly illustrated m Figure 5 30
There are two possible approaches for optimising the SA-DCT MCMM with the DPL/CMML algo­
rithms The first approach is based on the fact that only one of the 36 SA-DCT MCMM dot products are 
ever computed at any one instant (at least according to the computation scheme proposed in Chapter 3) 
The DPL algorithm could be run on each of the 36 dot products Since the addends are time-multiplexed, 
the dot product with the worst (highest) value of n u m j io n z e r o s  at the top of its SNL (top left node 
in Figure 5 20) represents the maximum number of sub-expression adders that will ever be needed for a 
single dot product computation Essentially this is the dot product with the worst results in terms of adder 
resource requirements according to the DPL algorithm The CMML algorithm is not necessary with this 
approach since the addends are time-multiplexed depending on which dot product is being computed 
The alternative optimisation approach is to run the CMML algorithm on the DPL results for the 36 
dot products The essential difference here is that the sub-expression addends are not time-multiplexed 
since the CMML algorithm finds all the adders that are necessary to implement all 36 dot products 
The architecture m this case would look like Figure 5 31 It is likely that this second approach will 
require more adder resources since the CMML algonthm searches builds adder resource solutions as if 
all MCMM dot products are computed in parallel However, this second approach eliminates the first 
stage of multiplexers that configure the sub-expression addends
5.6 Summary of Contributions
Digital signal processing algorithms contain many instances o f various kinds of multiplication by con­
stant operations This chapter has classified these operations into four broad categones single constant 
multipliers, constant multiplier blocks, digital filters and CMMs Multiplication by constants can be 
implemented efficiently m hardware using only additions and or subtractions coupled with shift opera­
tions instead of implementing a full multiplier The optimisation task to find the optimal adder/subtracter 
sub-expressions is a very difficult problem, and it is claimed to be NP-complete although a proof has 
not yet been published [243] In this context, Section 5 2 explains why CMMs are the most challeng­
ing application m terms of optimising multiplication by constant operations Section 5 3 explains the 
CMM problem m more detail and three properties are discussed that can be used in the classification of 
approaches to this problem SD permutation, pattern search strategy and problem subdivision Then, a 
comprehensive prior art review is outlined based on these properties The conclusion is that not much 
prior art leverages the potential o f SD permutation, and those that do only apply it to a limited extent on 
simpler problems and not for CMMs Much of the prior art also risk sub-optimal results because they
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use greedy heuristics to select sub-expressions
The CMM optimisation algorithm proposed in this thesis (Section 5 4) incorporates SD permutation 
The algorithm splits the problem into tractable sub-problems, and avoids risking sub-optimal results by 
building parallel partial solutions for each of the sub-problems The partial solutions for each of the sub­
problems are ordered cleverly allowing the algorithm to combine the partial solutions effectively when 
searching for global solutions Section 5 4 outlines the algorithm in detail The algorithm partitions the 
global constant matrix multiplier into its constituent dot products, and all possible solutions are derived 
for each dot product m the first two stages The third stage leverages the effective search capability of 
genetic programming to search for global solutions created by combinmg dot product partial solutions 
A bonus feature of the algorithm is that the modelling is amenable to hardware acceleration Another 
bonus feature is a search space reduction early exit mechanism, made possible by the way the algorithm 
is modelled Section 5 4 6 benchmarks the proposed algorithm where possible against prior art The 
experimental results show an improvement on state of the art algorithms with future potential for even 
greater savings
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C H A P T E R  6
Conclusions & Future Work
6.1 C onclusions
This section summarises the research goals o f this thesis and discusses the results achieved by the work 
outlined in previous chapters
6 1 1  M otivation for Proposed R esearch -  A  Sum m ary
The world of portable electronics is experiencing an ongoing trend of feature enhancement and device 
convergence This is perhaps most evident in the field of mobile communications where ever more 
sophisticated smartphones are constantly appearing that incorporate a broader spectrum of applications 
For many, the mobile phone is now their phone, their PDA (with calendars, contacts, etc), their email 
client and their camera all in one device As silicon implementation technology continues to improve at 
an astonishing rate, the range of possible applications is seemingly only limited by human imagination 
From a phone manufacturer’s perspective, intent on selling more of their devices, this is an ideal state of 
affairs -  the device is now no longer “just” a phone but a general-purpose multimedia platform that can 
be leveraged by many different applications A vision of the future evolution of these mobile applications 
leads to an interactive personalised multimedia experience that is context aware (l e adapts to location 
and environment) [24] This vision of a futuristic convergent device and the associated applications are 
sometimes referred to as “e-Dreams” (see Chapter 1 and [25])
Unfortunately, there are many grand challenges that impede the emergence of the convergent device 
and truly ubiquitous computing The challenges involved can be broadly categorised into three prob­
lems application development, content delivery and content processing These challenges are described 
in Chapter 1 and summarised here Firstly, the applications developed should be user friendly Engi­
neers should tailor the design o f mobile applications to people, rather than expecting people to adapt to 
technology The applications on a convergent device should be an adequate substitute for a dedicated 
device for that application For example, the camera module on a mobile phone should be of sufficient 
quality compared to the performance of a dedicated camera (at least for the majority of users) Secondly, 
the current networking infrastructure should be improved to support the envisaged applications (suffi­
cient bandwidth, security and ease of use, etc) Finally, and arguably most importantly, the emergence
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of e-Dreams is hampered by hardware limitations of the convergent mobile device itself and the “nano­
scale hell o f physics” caused by relentless CMOS scaling [25] These limitations include a limited user 
interface, limited processing capability and most pressingly limited battery energy Since users expect 
extended battery life on each new generation of device, this poses significant problems to those who are 
designing the hardware for the multimedia platforms
Since video processing is arguably the most computationally demanding form of data to process, and 
increased computation means increased power consumption, the e-Dream applications being dreamt up 
are certain to lead to an unacceptably poor battery life unless this problem is tackled In light o f these 
trends, this thesis proposes power efficient hardware accelerators for some of the basic enabling tech­
nologies (SA-DCT/IDCT) that are required to implement a selection o f video processing functionalities 
on mobile devices The power consumption problem is addressed at the algorithmic and architectural ab­
straction levels since these levels provide the greatest scope for savings (see Chapter 2) Investigation into 
architectures for the SA-DCT/IDCT has led the author to realise that these transforms are instances of a 
more general class of computation that is commonplace in multimedia processing, namely the constant 
matrix multiplication (CMM) operation Thus, this thesis also proposes a novel optimisation algorithm 
for the design of circuitry for any general CMM equation The algorithm chooses a set o f adder sub­
expressions using a comprehensive search strategy to reduce the operator count required to compute a 
CMM equation, and consequentially circuit area and power are reduced
6 1 2  Sum m ary o f  Thesis C ontributions
Chapter 1 gives a broad context for the research work described in this thesis This context is summarised 
m Section 6 11, and the essential theme is that shortened battery life due to the excessive power con­
sumption required by video processing is a key challenge facing hardware designers of next generation 
mobile multimedia platforms Chapter 1 also outlines the goals and objectives of the thesis, followed by 
a synopsis o f the thesis structure The objectives of this work are listed in Section 1 3 As summarised 
m this section, Chapters 3 and 4 address objectives 1-3, and Chapter 5 addresses objectives 4 and 5
Chapter 2 provides a more technical context for the research work in this thesis To achieve this 
objective, a genenc video compression system is described to illustrate how the DCT/IDCT contribute to 
the global application A mathematical foundation for transform theory and the DCT/IDCT in particular 
is outlined to explain how the DCT/IDCT can transform video data into a form more amenable to com­
pression This is followed by an overview of industrial image and video compression standards, which 
plots their evolution from block-based compression standards like MPEG-1 and H 261 to object-based 
compression and the MPEG-4 standard MPEG-4 supports content-based functionalities by encoding 
arbitrarily-shaped image segments corresponding to semantic objects Object-based compression en­
ables a whole new paradigm of multimedia applications where the user can manipulate semantic objects 
in a scene The overview of MPEG-4 leads on to an outline of an object-based compression system which 
highlights how the SA-DCT/IDCT fits into this system The SA-DCT algorithm is outlined and the rea­
sons why the MPEG-4 standardisation body adopted the SA-DCT as opposed to alternative algorithms 
are summarised
The low power design paradigm is also outlined in Chapter 2 The circuit power dissipation phenom­
ena in digital CMOS circuitry are enumerated highlighting the alarming trends evident as CMOS scaling 
reaches deep sub-micron linewidths Aggressive scaling coupled with increasing application conver­
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gence render power as a primary design constraint along with area and speed With the sources of power 
consumption described, Chapter 2 outlines some common metrics and techniques used by engineers to 
analyse their designs in terms of power consumption Then, the traditional HDL design flow is sum­
marised highlighting where power optimisations can be made (both pre-synthesis and by the synthesis 
tool itself) A comprehensive survey is given detailing the most popular techniques for addressing the 
power consumption problems in modem CMOS circuits Different techniques are used at the various 
design abstraction levels pre-synthesis, but the survey concludes that there is greatest scope for savings 
at the system and algorithmic/architectural levels because of the wider degree of design freedom at these 
abstractions Recumng themes include common sense approaches such as avoiding needless computa­
tion and trading area/speed for power [37] It is this high-level approach that has been adopted for the 
design of the SA-DCT and SA-IDCT cores proposed in Chapters 3 and 4 Heavy duty synthesis tools can 
further boost power savings by leveraging sophisticated EDA algorithms The optimisations achieved by 
synthesis tools are generally difficult to employ manually by a user Indeed many of the optimisations 
that EDA algorithms attempt may be characterised mathematically as NP-complete problems, so in gen­
eral clever heuristic approaches are required [126, 127] This scenario provides the backdrop for the 
author’s CMM optimisation EDA algorithm presented in Chapter 5
The SA-DCT hardware architecture proposed in this thesis is described in Chapter 3 Its distinguish­
ing low energy features include minimal switching shape decoding and data alignment, data dependent 
clock gating, multiplier-free datapath (using adder-based DA), balanced delay paths and hardware re­
source re-use With respect to prior art, benchmarking is difficult but Chapter 3 uses some normalisation 
metrics to facilitate compansons where possible In terms of area and latency, the PGCC metric shows 
that the proposed architecture outperforms the Chen [109] and Lee [203] architectures In terms of en­
ergy and power, the proposed architecture outperforms the Chen [109] and Tseng [201] architectures 
The proposed SA-DCT has also undergone conformance testing via the MPEG-4 Part 9 initiative, vali­
dating that it is compliant with official MPEG requirements
Chapter 4 presents the SA-IDCT architecture proposed in this thesis, which has similar architectural 
properties to the forward SA-DCT architecture described in Chapter 3 However, peculiarities o f the SA- 
IDCT algorithm mean that the shape parsing and data alignment steps are more complicated compared 
to the SA-DCT To address this issue, Chapter 4 presents a parallel addressing scheme that regener­
ates the reconstructed pixel address location as the pixel value itself is being computed by the datapath 
Chapter 4 uses the same normalisation metrics as Chapter 3 to benchmark the proposed SA-IDCT archi­
tecture against prior art works In terms of area and latency, the PGCC metric shows that the proposed 
architecture outperforms the Chen [109] architecture and the Hsu [235] architecture (in no skip mode) 
Considering normalised energy and power, the proposed architecture also outperforms the Chen [109] 
architecture and the Hsu [235] architecture (again in no skip mode) However, the Hsu architecture also 
has a zero skipping mode that exploits the likelihood of zero valued coefficient data to reduce computa­
tional latency and hence both PGCC and energy Since the savings achievable due to zero skipping are 
data dependent and independent of the architecture, it is expected that in future if  a zero skipping mode is 
integrated into the proposed design, it will improve upon the zero skipping mode of the Hsu architecture 
As well as benchmarking against the prior art, the proposed SA-IDCT has also undergone conformance 
testing via the MPEG-4 Part 9 initiative, validating that it is compliant with official MPEG requirements 
In Chapter 5, an optimisation algorithm is presented that can be employed to realise optimal circuitry
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for any general CMM problem The approach proposed in Chapter 5 presently uses adder count as 
the sole optimisation criterion, but is envisaged that more criteria could be integrated m future Before 
detailing the proposed algorithm itself, Chapter 5 outlines a taxonomy of multiplication by constant 
operations to give context for the CMM problem Then, a comprehensive review is presented of relevant 
prior art which is divided between graph-based approaches and common sub-expression elimination 
(CSE) approaches In their comparison work [134], Dempster et al conclude that for simpler problems 
graphical methods are best, while CSE works better for the more complex problems (such as CMM) 
For this reason, the algorithm proposed in this thesis is CSE-based The algorithm itself incorporates 
signed digit permutation o f the CMM constants since greater potential exists for improved solutions 
The algorithm splits the problem into tractable sub-problems, and avoids risking sub-optimal results by 
building parallel partial solutions for each of the sub-problems The partial solutions for each of the sub­
problems are ordered cleverly allowing the algorithm to combine the partial solutions effectively when 
searching for global solutions Chapter 5 concludes by benchmarking the algorithm against relevant 
prior art works The experimental results show an improvement on state of the art CMM optimisation 
algorithms such as the Boullis and Tisserand algorithm [242] It must be noted that even though the 
proposed algorithm improves upon prior art, there is scope for improvement as described in Chapter 5 
and summarised in Section 6 2
6 1 3  R esearch O bjectives A chieved
The contributions of this thesis as discussed in Section 6 1 2 may be summarised by the following list of 
achieved research objectives
1 Energy-efficient hardware architectures for the SA-DCT/IDCT enabling technologies have been 
designed and implemented according to the low power design techniques described in Chapter 2 
The discussion in Chapter 2 demonstrates that most power and energy savings are achievable at 
the higher levels o f design abstraction Hence the techniques employed are at the algorithmic and 
RTL abstraction levels
2 It has been verified that both the SA-DCT and SA-IDCT architectures conform to the official 
MPEG-4 standard requirements by comparing the bitstreams of a software-only MPEG-4 codec to 
an MPEG-4 codec that computes the SA-DCT/IDCT using the proposed hardware architectures 
Hence the proposed designs are viable solutions for MPEG-4 products that have tight power and 
energy constraints
3 A set o f formulae have been derived to facilitate normalised power and energy benchmarking of 
different implementations of any general basic enabling technology These formulae are important 
as they allow fair comparisons to be made by normalising the technology specific parameters of 
different implementations
4 Using the derived normalisation formulae, the SA-DCT/IDCT architectures have been evaluated 
as fairly and accurately as possible against prior art in the literature in terms of area, speed, power 
and energy Chapters 3 and 4 demonstrate that the proposed architectures compare favourably 
against the prior an
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5 An innovative hardware resource allocation EDA algorithm has been designed that optimises the 
hardware implementation of any general CMM operation The proposed algorithm extends the 
state of the art since it considers different SD representations of the matrix constants as opposed to 
limiting the analysis to 2 ’s complement or CSD This approach leads to very large search spaces, 
but this has been addressed by clever data modelling and search space organisation A genetic 
algonthm has also been designed to search these large search spaces intelligently
6 The proposed CMM algorithm has been evaluated where possible against pnor art that targets the 
CMM problem specifically Chapter 5 demonstrates promising results that validate the approach 
adopted, with scope for even greater improvement
6 2 Future Work
This section indicates potential directions for future research based on the work outlined in this thesis 
Potential tweaks and variations of the SA-DCT/IDCT architectures that may improve power consumption 
performance are suggested, as well as extensions for the pre and post processing steps used by the 
MPEG-4 standard Since the EDA CMM optimisation algorithm proposed in Chapter 5 tackles a very 
difficult problem with very little previous work in the specific area, there is significant scope for further 
improvements and some suggestions are outlined Another potential use for the SA-DCT hardware 
accelerator (apart from object-based compression) is also proposed This is important since silicon is 
limited on a mobile platform, and ideally hardware accelerators should be configurable for multiple 
applications to add value to the accelerator and further justify its existence
6 2 1 SA -D C T /ID C T  A ccelerator V ariations and Im provem ents
The SA-DCT/IDCT architectures proposed in this thesis compute their output results serially, l e one 
coefficient or reconstructed pixel is produced at a time This approach was adopted since the designs have 
low silicon area and still meet real time requirements The experimental results in Chapters 3 and 4 show 
that the serial architectures also have attractive power and energy properties Clearly though, it is possible 
to vary the amount of parallelism in the computation method of the designs A more parallel datapath 
will compute results in a shorter amount of time at the expense of additional silicon area This trade 
off is discussed in more depth in Section 3 7 in the context o f the SA-DCT architecture proposed in this 
thesis, but the same ideas apply to the proposed SA-IDCT architecture However, the effect of varying 
the parallelism on power and energy is not immediately obvious and future work should investigate this 
for the proposed SA-DCT/IDCT designs
6 2 2 SA -D C T /ID C T  A ccelerator Pre/Post Processing
The SA-DCT/IDCT algorithms defined by Sikora et al [20] are classified as a pseudo-orthonormal 
transform pair (orthonormality is defined in Chapter 2) This means that the SA-DCT/IDCT is not ortho­
normal as a 2D transform, but each of the variable TV-point 1D transforms are individually orthonormal, 
and in the context o f this discussion, it is referred to as the PO-SA-DCT/IDCT However, it has been 
shown that the PO-SA-DCT causes what is referred to as the mean weighting defect [270] This means 
that applying the PO-SA-DCT on a boundary pixel block with all the same grey levels generates some
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AC coefficients along with a DC coefficient Based on the transform theory described m Chapter 2, a true 
orthonormal transform should generate a DC coefficient only and no AC coefficients if all pixels have the 
same grey level What this means in practice is that after AC quantisation and PO-SA-IDCT, the recon­
structed grey pattern is unacceptably degraded A way around this would be to use a non-orthonormal 
SA-DCT/IDCT (NO-SA-DCT/IDCT) However the use of the NO-SA-DCT/IDCT causes what is called 
the noise weighting defect [270] Essentially this means that the quantisation noise is not exclusively 
controlled by the quantiser, but is additionally influenced m an uncontrollable manner by the shape 
Since the POSA-DCT/IDCT causes the mean weighting defect, and the NO-SA-DCT/IDCT causes 
the noise weighting defect, it seems that one must accept one form o f degradation, with the noise weight­
ing defect more tolerable However, both defects are avoidable using the PO-SA-DCT/IDCT if  and only 
if the image data has a mean of zero Kauff et al have exploited this idea and have developed an al­
gorithm called the ADC-SA-DCT/IDCT [270], which is used by the MPEG-4 standard codecs for mtra 
coded macroblocks on the VOP boundary For inter coded macroblocks the regular PO-SA-DCT/IDCT 
is used Because of this, it is clear that an interesting path for future research would be to integrate a ADC 
pre-processing block for the SA-DCT architecture proposed in this thesis and a ADC post-processing 
block for the SA-IDCT architecture The following two sections outline the ADC-SA-DCT/IDCT algo­
rithms and hint at possible steps for future work
6 2 2 1 M PEG-4 SA-DCT Pre-Processing
In a codec that is MPEG-4 compliant, the following coding steps are followed for intra coded mac­
roblocks on the VOP boundary These steps are referred to as the ADC-SA-DCT as defined by Kaufif et 
al [270]
1 Establish the summation of all o f the valid VOP pixel values in the current block
7 7
c h e c k s u m  = E E ^ b l  M X “ M M  (6 1 )
z=0
2 Establish the number of VOP pixels in the current block
7 7
n u m jp ix e ls  = E E  a  [j] [i] (6 2)
t—0 j=0
3 Establish the mean pixel value in the current block
c h e c k s u m
m ea n  = -------------- — (6 3)
n u m jp ix e ls
4 Subtract m ea n  from each VOP pixel to achieve zero mean image data
5 Compute the regular SA-DCT steps (Sikora’s PO-SA-DCT) as defined by [20]
6 Overwrite F  [0] [0] with F  [0] [0] =  m ea n  x 8 This essentially sets the DC coefficient to be a
scaled mean value of the VOP pixels in the block The value is scaled to ensure it is scaled m the
same way as it would be scaled in the standard orthonormal DCT
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From the above steps it is clear that a ADC-SA-DCT extension to the current SA-DCT architecture 
proposed m Chapter 3 is a pre-processing module The only other modification is F  [0] [0] — m ean  x 8, 
which can be achieved with a simple shift by three binary digit places to the left (8 = 23) Some ideas 
that could be explored in future work include
•  Presently the SA-DCT architecture reads pixel data and the co-located alpha value in a senal 
vertical raster o f the 8 x 8 block During this process the architecture could compute the following 
pseudo-code
for(col = 0 , col < 8 , col++)
for(row = 0 , row < 8 , row++) 
if (alpha = = 25 5 ) 
begin
check_sum <= check_sum + data_m_i[row] [col],
dc_buffer [Nv [col]] [col] <= d a t a _ m _ i  [row] [col], 
num_pixels <= num_j?ixels + 6 'b0 0 0 0 0 1 ,
Nh[Nv[col]] <= Nh[Nv[col]] + 4 'b0 0 0 1 ,
Nv[col] <= Nv[col] + 4 'b0 0 0 1 ,
end
•  After 64 cycles the architecture will know all vertical/horizontal N  values for each column/row, 
and be able to calculate the m ean  value Therefore it is possible to access d c - b u f f e r  in 
n u m _ p ix e ls  clock cycles and subtract the mean from the data as it is being read
•  A divider architecture is required for the m ean  calculation One possible option is a Sweeney 
Robertson Tocher (SRT) divider [160] An SRT divider is analogous to a Booth multiplier in that 
it can terminate the computation earlier by exploiting strings of consecutive zeros in the dividend
• This mean subtracted data is then routed to the SA-DCT module along with the appropriate N  
value In this way the SA-DCT circuit no longer needs to calculate the N  values and can speed 
up vertical processing since it can process vectors in N  cycles since data is already aligned in 
d c - b u f  f  e r
•  The final overwriting of .F[0][0] can be done by simply shifting m ean  three bits to the left to 
implement the multiply by 8
•  It is possible to pipeline the ADC pre-processing steps and the regular SA-DCT processing When 
computing the SA-DCT on block b, the ADC pre-processing module can be processing block 6 +1
If the additional silicon area of a ADC pre-processing module is a concern, it is possible to use 
the existing SA-DCT architecture without any additional logic at the cost o f computation latency This 
can be achieved by processing a given block twice with the existing architecture On the first pass only 
F[0][0] needs to be calculated since it can be reverse engineered to compute m ean  very easily Then, 
on the second pass m ean  could be subtracted from the incoming pixel data as it is read Hence, the 
ADC-SA-DCT can be computed with little extra hardware expense (since d c _ b u f  f  e r  is not needed) 
at the cost o f latency since each block must be processed twice by the architecture However, the second 
pass can be computed faster since all the N  values have already been established with the first pass
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The inverse process corresponding to the steps outlined in the previous section is referred to as the ADC- 
SA-IDCT [270] In a codec that is MPEG-4 compliant, the following coding steps are followed for mtra 
coded macroblocks on the VOP boundary
1 Regenerate the mean pixel value from the DC coefficient
„ . » . a m  < « .)
2 Compute the regular SA-IDCT steps (Sikora’s PO-SA-IDCT) as defined by [20]
3 Establish the summation of all o f the valid VOP pixel values in the reconstructed block
7 7
c h e c k s u m  =
i=0 j —0
4 Compute the term s q r t s u m
7 ____________
s q r t s u m  =  ^  y jN J io r z \f[  (6 6)
j = 0
5 Compute the term corr-term , which is the DC correction term
c h e c k s u m
corr-term   ---------------- (6 7)
s q r t s u m
6  The reconstructed pixel block after DC correction is defined by the following expression
H  i „  r 1 r 1 C O T T - t C V mfbM = fbM + mean- /.. , M (68)
y/N -vert[t]
6 2 2 2 MPEG-4 SA-IDCT Post-Processing
From the above steps it is clear that a ADC-SA-IDCT extension to the current SA-IDCT architecture 
proposed m Chapter 4 is a post-processing module The only other modification is m ean  — 
which can be achieved with a simple shift by three binary digit places to the right (8 = 23) Some ideas 
that could be explored in future work include
•  The value checksum  can be computed iteratively as the SA-IDCT core produces reconstructed 
pixels
All 16 y /N -h o rz \j]  and \JN jver t[ i\ values can be computed during the initial alpha parsing 
using a look-up table (LUT), since there are only 8 possible values (0 <  N  < 8)
A divider architecture such as an SRT divider could be used to compute corrJerm
The reconstructed pixel data produced by the SA-IDCT core can be stored m a local memory, and 
when complete this data can be read and step 6 above can be done on the fly as each data value is 
read from the local memory
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6 2 3 SA-IDCT Power Efficiency Enhancem ents
In Chapter 4, work by McMillan et al is described which leverages the fact that the 8 x 8 IDCT can 
be expressed as a forward-mapping formulation, l e each mput element’s contribution to the entire set 
of output elements is expressed independently [228] Since the quantisation process causes many o f the 
64 coefficients processed by an IDCT block to be zero valued, the forward mapping formulation can be 
exploited to skip arithmetic operations on zero valued data Since the SA-IDCT cannot be expressed 
in 2D form it is difficult to envisage a forward-mapping formulation However, there are still ways to 
manipulate the high probability that there will be a lot o f zero valued data fed to the datapath for the 
horizontal inverse transformation Two ideas are proposed null row checking and the use of guarded 
evaluation adders Hsu et al propose variations on these ideas appropriate for their specific SA-IDCT 
architecture [235] The current implementation of the proposed SA-IDCT architecture in this thesis does 
not incorporate zero skipping, and the normalised metrics used in Chapter 4 show that it performs better 
compared to the Hsu architecture in non-skip mode It is expected that in future if the following zero 
skipping schemes are integrated into the proposed design, it will improve upon the zero skipping mode 
of the Hsu architecture since the savings achievable with zero skipping are purely data dependent
6 2 3 1 Null Row Checking
The null row checking idea is similar to that proposed by Fanucci et al for their data driven IDCT 
architecture [183] (see Section 4 2 12) If coarse quantisation causes an entire iV-point row of SA-DCT 
coefficients to be rounded to zero, an AT-point inverse ID transform on this data is guaranteed to yield an 
iV-point vector of zeros If the ACL m Figure 4 6 detects such a null row, the variable N-point ID IDCT 
datapath can be bypassed, and the corresponding row m the TRAM can be reset immediately to all-zeros 
(to simulate the computation of the all-zero output vector that did not require explicit computation) 
Since the detection of null rows for all rows in the mput coefficient block is unlikely (usually there is at 
least a DC coefficient), there is no real need for a “null column” check smce a DC coefficient guarantees 
one non-zero data value m each of the intermediate column vectors stored in the TRAM
6 2 3 2 Guarded Evaluation Adders
It is also likely that even if  a data row/column is not a null vector, it may have some (but not all) zero 
values Hence the data entering the adders in the MWGM may have one or more of the addends equal 
to zero In such circumstances the adder can be bypassed Bypassing the adder avoids needless carry 
propagation and power consumption To achieve this behaviour in hardware, regular adders are replaced 
by guarded evaluation adders as shown in Figure 6 1 Such a scheme requires two additional latches, 
two MUXes and two comparators as is clear from the circuit diagram The circuit uses the comparators 
to detect if one or both of the addends are zero If  an addend is zero, its latch is closed and the zero 
does not propagate The MUXs then route the non-zero addend to the sum output port (or a zero if both 
addends are zero) In the case where both addends are non-zero, both latches are transparent and the sum 
is computed as normal
2 0 0
a >  D Q
>
a
b
[ (+ )—► sum [
b >  D 0
>
L a- Q
u
sum
D
Figure 6 1 Regular Adder and Guarded Evaluation Adder
6 2 4 C M M  O ptim isation  A lgorithm  Im provem ents
The results presented m Section 5 4 6 show that the EDA CMM optimisation algorithm presented by the 
author in this thesis achieves improved results compared to other state of the art algorithms in this domain 
(most notably the Dempster and Macleod algorithm [241] and the Boulhs and Tisserand algorithm [132, 
242]) Even so, the proposed algorithm is still very computationally demanding This section briefly 
outlines some ideas for possible algorithm variations, some ideas for improving the execution time of the 
current algorithm and also future experiments worth investigating
6 2 4 1 Algorithm Extensions and Variations
Fitness Function The most obvious step is to extend the fitness function used by the CMML genetic 
algorithm At present, the fitness of a candidate solution is based solely on the number of adder resources 
it requires A lower adder count means less circuit area and less power consumption since there is less 
switching because fewer addition operations are being carried out However, this is an overly simplistic 
view If power savings are the ultimate goal, a more accurate fitness metric should consider factors like 
fanout, layout and path balancing Future research work could investigate how such factors could be 
incorporated into the current chromosomal model
Pattern Search Strategy The current algorithm uses the PID  sub-expression search strategy (i e hor­
izontal patterns -  see Section 5 3 1 2 for more details) Future research could investigate whether using 
the P2D strategy (l e diagonal patterns -  see Section 5 3 1 2 for more details) would improve the re­
sults From a hardware perspective though, it is likely that there exists an upper bound on the number of 
rows apart withm the bt3k slice between which useful sub-expressions will be found This is because if 
sub-expression addends come from rows far apart in 6^*, the adders inferred have a large bitwidth
Divide and Conquer Variations Another avenue worth investigating is discussed in step 4 of the DPL 
algorithm (see Section 5 4 2) The DPL algorithm builds parallel solutions (i e different sub-express ion 
choices) based on the permutations possible in the honzontal rows of the btJk slices For a given row 
pattern in bl3k, the number of sub-expression permutations is equivalent to the combinatorial problem of 
leaf-labelled complete rooted binary trees [261] As the length N  o f the rows in bl3k increases (corre­
sponding to a larger CMM problem) the number o f sub-expression permutations increases Appendix A
2 0 1
outlines the general series, and the number of possibilities increases very quickly for TV >  4 In terms 
of the algorithm, this means that the bit-string chromosomes become very long for large N  Since the 
algorithm bottleneck is attributable to bit counting and bitwise OR of these strings, long bit-stnngs will 
slow down the algorithm However, consider that if  N  is very large, sub-expressions formed by addends 
far apart m the data vector may result in complex wiring and poor layout (see Section 5 3 13) As such, a 
divide and conquer approach to a large CMM problem using smaller independent CMM problems makes 
sense from a hardware perspective This could be done by dividing each iV-point row in the CMM matrix 
into N /r  smaller r point chunks (see Figure 5 12) This subdivision means that excessively long chro­
mosomal bit-stnngs are not needed -  even for large N  CMMs An obvious research task would be to 
investigate the optimal subdivision factor r  A large r  may possibly reduce the adder resources required 
since there is greater scope for sub-expression sharing However, large r  means poor layout and a slower 
algorithm On the other hand, a small r  speeds up the algorithm, gives a better layout, but there is less 
scope for sub-expression sharing
Pipelined Algorithm  Given that the proposed algorithm is extremely computationally demanding, it 
makes sense to target a parallel processing platform (if the resources were available) On an ideal parallel 
platform it would be possible to execute parallel instances of the DPL algorithm for each of the dot 
products in the CMM being optimised When each DPL instance reaches certain percentage increments 
of their respective search spaces, the intermediate results could be forwarded to the CMML algorithm 
As the solutions found by the CMML algorithm improve across the generations, this information could 
be fed back to the DPL instances to reduce the scope of the solutions they produce Optimality is not 
sacrificed since the DPL instances are merely restricted from generatmg solutions that are guaranteed 
not to contribute to overall solutions that are better then the dynamic results maintained by the CMML 
stage Such a pipelined algorithm has not been investigated further, and is targeted for future work
6 2 4 2 Run-Tim e Acceleration
The problem modelling used by the author and m particular the chromosomal bit-string representation 
of the fundamental data structures being manipulated mean that the most demanding sub-tasks of the 
algorithm are amenable to hardware acceleration Profiling has shown that the dominant tasks (approxi­
mately 60%) are the counting of set bits in the bit-strmgs and also the bitwise OR operation used when 
combining bit-strings These tasks are ideally suited for hardware implementation as they are very reg­
ular operations The most likely way of implementing these as hardware accelerators is on an FPGA 
prototyping chip which can be addressed by the central CPU To this end, it makes sense to leverage 
the prototyping platform used for the SA-DCT/IDCT conformance testing, i e the WildCard-II PCM­
CIA FPGA platform [218] The main CMM algorithm could run on the host laptop (e g Pentium-4M 
processor) and offload the bit countmg and bitwise OR operations to highly parallel hardware acceler­
ators residing on the WildCard-II An efficient protocol is required to buffer the appropriate data down 
to the WildCard-II for fast processing and write-back of results to the main system memory Clearly the 
protocol latency overhead between the WildCard-II and the host memory should not negate the potential 
gains achievable by the hardware accelerated tasks
2 0 2
Section 5 5 describes two options for configuring the current DPL and CMML algorithms to optimise 
an MCMM problem such as the SA-DCT/IDCT A worthwhile research experiment would be to try 
both methods and compare the results according to the algorithms (adder count) but also implement 
the architectures inferred by both m hardware and benchmark the synthesis results The first approach 
can be run exhaustively since it only uses the DPL algorithm The second approach is much more 
computationally demanding since it uses the CMML algorithm, and the results achieved depend upon 
the performance o f the genetic algorithm
6 2 5 H ardw are A ccelerator A daptability
A key theme o f this thesis is that shortened battery life due to the excessive power consumption required 
by video processing is a key challenge facing hardware designers o f next generation mobile multimedia 
platforms In this spiral o f feature enhancement and device convergence, users expect extended battery 
life on each new device generation The envisaged applications all leverage different video process­
ing functionalities (in fact, often combinations thereof) For example, multimedia messaging requires 
image/video compression so that the image data can be efficiently represented for both storage on the 
device and transmission over mobile networks Video bloggmg requires this as well but also indexing 
and annotation of the content so that it can be subsequently organised for effective browsing or searching 
Video gaming requires mixed 3-D synthetic and natural video processing Security applications require 
functionalities such as encryption, motion detection, object segmentation (i e extracting the real world 
objects from the scene) and face detection and tracking As stated in Chapter 1 -  these functionalities 
are not technically orthogonal They can be considered to be built using a set o f lower-level basic video 
processing blocks that may be termed basic enabling technologies For example, a key component o f a 
video compression algorithm is a process known as motion estimation, which is implemented in practice 
by matching blocks of pixels The same block matching process, albeit configured m a different way, 
can be used for feature extraction for indexing or for crude depth estimation (when two cameras are 
available)
Given the power consumption issues with the emerging convergent devices what is required is a 
suite of power efficient hardware implementations of these enabling technologies that are adaptable and 
that can be configured either in isolation or in combination in order to implement a range of different 
video processing functionalities for a range of different devices This thesis proposes energy-efficient 
architectures for two enabling technologies -  the SA-DCT in Chapter 3 and SA-IDCT m Chapter 4 
Chapter 5 proposes an algorithm can can be leveraged to design a broader range of enabling technologies 
-  those that may be classified more generally as a CMM, which the SA-DCT/IDCT are specific instances 
Given the range of applications constantly being dreamt up, a key concern is hardware flexibility -  the 
ability to be able to adapt the same multimedia platform to many different applications thereby efficiently 
re-using the same basic architecture Clearly the SA-DCT/IDCT play a vital role in applications requiring 
video compression However, the author believes that the SA-DCT can also be leveraged to help with 
another difficult video processing task -  that o f video object segmentation If proven to be viable, this 
is interesting since robust video object segmentation is required as a pre-processing stage to MPEG-4 
object-based compression and both tasks could re-use the same SA-DCT architecture
6 2 4 3 Future Experiments
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Figure 6.2: Sample Images Captured by the Philips FluidFocus Lens
The author’s idea is to use a depth from defocus approach to video object segmentation that leverages 
the SA-DCT to perform the analysis. More generally depth from focus/defocus attempts to solve the 
problem o f  estimating the 3D surface o f a scene from a set o f two or more images o f  that scene [271,272]. 
The images are taken from the same point o f  view and only differ by changing the camera parameters 
(typically the focal setting). Essentially the more defocussed an image becomes the more and more 
attenuated the high spatial frequencies become. If there are multiple objects in the scene at different 
depths -  each object will be in focus at different discrete focal settings while the other objects will be 
blurred. This fact can be exploited to segment semantic objects in a scene. Depth from defocus is 
typically used for task* like depth map estimation, 3D scene reconstruction, range sensing, surveillance 
etc., but the author proposes to use it for the purpose o f object segmentation.
Employing defocus-based segmentation on a mobile platform may be problematic since it requires 
a camera module capable o f fine-grained focal length adjustment, and a bulky mechanical lens is not 
desirable. However Philips Laboratories have recently dev ised a non-mechanical “FluidFocus" lens for 
use in camera phones [273]. The device uses electrostatic forces to alter the shape o f a drop o f slightly 
salty water inside a glass cylinder 3mm in diameter and 2.2 mm long. One end o f  the cylinder points 
toward the image plane; the other is directed at the subject being imaged. By changing the voltage on the 
electrode o f  the liquid lens, the camera is able to focus on objects at distances anywhere from 2cm up to 
infinity. The voltage adjusts the focal length between 2.85mm and 3.55mm. The size and speed o f  the 
lens make it ideal for use in a mobile camera phone style device. A set o f  sample images captured by the 
FluidFocus lens arc shown in Figure 6.2 [273]. With technology like the FluidFocus lens emerging, it is 
certainly worth researching further defocus-based semantic object segmentation as a potential low-cost 
pre-processing step to object-based video compression on a mobile platform.
The author proposes in future work to investigate the potential o f  leveraging depth from defocus 
for semantic object segmentation. Since the amount o f object blurring is akin to its spatial frequency 
component values (focused objects have higher frequencies), the SA-DCT could possibly be used to 
analyse the amount o f blurring in .V x N  image blocks (N  <  8). This promotes hardware re-use since 
the SA-DCT accelerator proposed in Chapter 3 may be used to aid the segmentation process as well as 
its conventional use in an MPEG-4 encoder. As an illustration, consider the images in Figure 6.3 and 
Figure 6.4. In Figure 6.3 the focal length o f the camera is short so the near objects arc in focus. The 
opposite is true in Figure 6.4 where the focal length is longer.
Ilie first step is to compute the block-w ise 8 x 8 DCT on both the near focused and far focused 
images. This provides two sources o f  frequency information for cach 8 x 8 block in the sccnc. Blocks
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with high frequency information in the near focused image arc labelled as part o f  the foreground object. 
Conversely, blocks with relatively higher frequency information in the far focused image are labelled as 
pan o f the background object. The adaptive nature of the SA-DCT could be exploited to compute a more 
finely grained segmentation mask. 8 x 8 blocks that are on the object boundary could be sub-divided 
into smaller variable A’ x Ar sized blocks and each o f these could be classified independently. Some 
very preliminary illustrative results are shown in Figure 6.5, where white regions have been classified 
as foreground while black regions have been classified as background using this technique. With some 
morphological post-processing, noise can be eliminated resulting in the mask shown in Figure 6.6. The 
final segmented foreground object is shown in Figure 6.7.
Although the segmentation mask in Figure 6.7 has some noise, it is achieved with relatively low 
complexity given that the dominant computation is the SA-DCT and a hardware accelerator for the 
SA-DCT (as proposed in Chapter 3) may already be present on a mobile device capable o f MPEG-4 
encoding. If a more accurate mask is required, the noisy mask produced by the SA-DCT technique could 
be used as an input seed to a more sophisticated region-based segmentation algorithm. It is mentioned 
in Chapter 2 that if the application is constrained, i.e. there is some prior knowledge about the object 
being segmented, this can be used to the advantage o f a segmentation algorithm. For example, in the 
video telephony example discussed in Chapter 2, a human face is the target object. Knowledge o f the 
geometry o f  the human face could also be used to clean up a noisy segmentation mask generated by the 
defocus based segmentation. Future work in this area will require the collection o f a large image data set 
as captured by a lens configuration similar to the FluidFocus for testing purposes.
It is clear that in an era where multimedia applications are converging on the mobile platform and 
short battery life is a concern, hardware flexibility and re-use is a primary goal. Given that technology like 
the Philips FluidFocus lens is emerging, research into using the SA-DCT for robust object segmentation 
as well as video compression is an exciting future path to build upon the work presented in this thesis.
Figure 6.3: Near Focused Image Figure 6.4: Far Focused Image.
6.3 A Vision for the  F u tu re
It is clear that to satisfactorily support all o f the emerging multimedia applications on mobile platforms, 
the research community must focus on developing low power and low energy implementations o f the
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Figure 6 7 Segmented Foreground Object
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basic enabling technologies (e g SA-DCT/IDCT) that underpin all o f these applications This is because 
in the highly integrated deep sub-micron era, power consumption and short battery life are emerging as 
a primary design constraints alongside area and speed These implementations should also be available 
in a flexible and adaptable manner to allow various applications to be delivered on the same platform 
Although low power is now a prime product differentiator, there is no common platform or forum that 
enables accurate benchmarking of competing implementations of the basic enabling technologies Nor­
malisation formulae are presented m this thesis to facilitate this, but what is required is a robust industry 
standard for benchmarking power and energy properties much like the Berkeley Design Technology Inc 
(BDTI) standard benchmarks for DSP processor speed performance
The rapid evolution of multimedia application convergence has caused an increase in time-to-market 
pressure in industry This is to guarantee that companies stay at the leading edge m a very competitive 
market From a design perspective, such convergence has led to increased design complexity The fact 
that there is less time for implementation has driven the need for more abstract “push-button” design 
flows This is referred to as the Electronic System Level (ESL) design paradigm Concerns about the 
quality of the results generated by these automatic tools compared to hand-crafted solutions has thus 
far limited the widespread adoption of ESL design As such, there is an opportunity for the research 
community to develop robust sophisticated EDA algorithms that tackle optimisation problems that are 
too complex to be addressed manually
Whilst both are difficult issues to address and will provide the hardware research community with 
challenges for many years to come, it is clear that the research presented in this thesis that key advances 
m crucial aspects of these challenges are now possible
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APPENDIX A
Leaf-Labelled Complete Rooted Binary Trees
A 1 Introduction
The CMM optimisation algorithm proposed in this thesis is described in detail in Chapter 5 A non­
trivial step in the algorithm is step 4 o f the DPL stage “Build Permutation SOP” (see Section 5 4 2) 
Step 4 of the DPL algorithm analyses the bit patterns in the rows of the residual matrix of a 2D slice For 
example, Equation 5 19 is the residual matrix for the 2D slice shown in Equation 5 16 (see Section 5 4 2 
for details) Step 4 of the DPL algorithm considers each residual row in turn The bit pattern on a 
particular row implies a multi-operand addition o f certain elements o f  the data vector x  (in a CMM 
y  =  A x ) For example 0101 implies - x \  +  £3 or 1101 implies xq +  x \  +  £3 A general multi-operand 
addition may be implemented in hardware using various two-input adder sub-expression topologies, and 
each topology can have different operand ordering The proposed optimisation algorithm analyses the 
bit patterns and decodes all possible ways of implementing the multi-operand addition implied This 
is represented internally by the algorithm as a Sum of Products (SOP), where each term in the SOP 
represents a unique choice of two-input adder sub-expressions Deriving these options is equivalent to 
the combinatorial problem of leaf-labelled complete rooted binary trees [261 ] This appendix discusses 
this general problem in detail to give background to the algorithm described in Chapter 5
A 2 The Problem
Figure A 1 shows a black-box system diagram of an iV-input multi-operand addition Based on the N -  
bit vector s [0 N  — 1] (S  corresponds to a row o f a residual matrix), the single output F  is computed 
according to equation A 1 Note that additions and subtractions are possible and for the purposes of this 
discussion are considered equivalent in terms of hardware cost
N - 1
. F = ^ s [ n ] * : r n s[n] € { -1 ,0 ,1 }  (A 1)
n=0
There are three problems to be solved
1 Given that there are N  inputs that have three possible select values (1, 0 , 1) ( - 1  =  I), how many
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Figure A 1 Multi-Operand Addition
possible select patterns are there7 It is not simply 3 ^  due to certain properties as outlined subse­
quently
2 For each select pattern found by Problem 1 -  how many possible adder topologies are there9
3 For each topology found by Problem 2 -  how many addend arrangement permutations are possi­
ble9 (being careful to avoid redundant duplicates due to commutative equivalences)
A 2 1 Problem  1 -  Valid Patterns
The summation result F  is a multi-operand addition based on the radix-2 SD TV-bit select vector s so 
there are maximally SN possible patterns However, due to the nature of the operation the following 
cases require special attention
1 If s is all zeros no addition takes place since F  — 0 Therefore this case must be discounted from 
the set o f possible patterns
2 If s only has a single non-zero digit set then no addition takes place since F  =  s[n] * x n Since 
$ is an TV-bit vector and each of its bits (if set) can take on either 1 or -1, then a further 27V cases 
can be discounted from the set o f possible patterns because they do not require any adder (since 
all other bits are zero)
3 Consider the remaining cases where at least 2 bits are set in the vector s This subset contains 
3 ^  — 1 — 2 N  elements However, half o f these patterns are the “inverse” o f the other (assuming 
in verse (0) — 0, in ver  se ( l )  — —l , i n v e r s e ( —l) =  1) Consider as a simple example N  =  4 
and the two inverse pattern select pairs A  =  1100 and 5  — 1100 In this case Fa  = ~ xq +  x \  
and Fb  — xq — x \ ,  \ q F& = —F b  For the purposes of this work cases A  and B  are considered 
as “inverse equivalent” since a simple tw o’s complementer circuit on the output o f the circuit with 
a MUX can switch between either and the same adder can be used to carry out both operations Fa  
and Fb
As a result o f the three cases above the number of valid unique patterns reduces to equation A 2
 ^ — 2 N
R n  = -  s  (A 2)
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Given that there are R n  possible patterns, how many topologies are there for each pattern9 The number 
of topologies possible for each pattern depends on the number of bits set in the select vector s Fig A 2 
shows the various topology options for the case of 2, 3, 4 and 5 addends A formula is required for 
working out the number of possible topologies Tn for a general number of addends n  (i e when there are 
n  non-zero bits in the select vector s) It is based on the associative nature of addition and permutations 
based on taking two at a time (possibly in parallel also if there is no overlap between selected pans)
A 2 2 Problem 2 -  Topologies
(a) 2 Addends (b) 3 Addends
PinO PUi1 Pin 2 Pm3 Pm1 Pln2 Pin3
Pir1 Pin2 Pin3 P>n4 PinO Pint Pn2 P 3 Pln4 Pini Pin2 Pin3 Pm4
(c) 4 Addends (d) 5 Addends
Figure A 2 Adder Topology Options for Different Number of Addends
A 2 3 Problem  3 -  A ddend Perm utations
For a given topology -  how many ways are there to arrange the addends to the input pins of the network 
avoiding commutative equivalences (^4 +  B  =  B  +  A)9 The number of permutations is based on the 
associative property of addition i e [(A +  B)  +  C] versus [A + (B  C)\  From a hardware perspective, 
the grouping of addends (mapping of addends to input pins) is important if there are multiple addend 
networks where there exists the potential to share common sub-expressions and reduce the number of 
hardware adders necessary How many different ways are there to arrange the addends such that the 
associative nature is different9 Two associative options are equivalent if the summations at the output of 
each of the adders are equivalent taking into account the commutative property of addition (an example 
follows in the next paragraph)
Consider for example the 4 addend case (n  =  4) which has two unique topologies as shown in 
Fig A 2 and that N  =  4 ,5 =  1111 The unique associative permutations for the first topology are 
shown m Table A 1 and those for the second topology are shown in Table A 2 There are 15 unique
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Table A 2 Topology 2 Options 
PinO Pinl Pin2 Pm3
Table A 1 Topology 1 Options 
PinO Pm i Pin2 Pm3
x 0 X i %2 Z3
X q X2 X i Z3
X Q X3 X i X2
X q X \ * 2 X3
X q X I Z3 %2
X Q X2 X i X3
X Q X2 X3 X i
X q %3 X i X2
X q X 3 X2 X i
X i X q %3
X \ X2 $3 X Q
X i X q %2
Xi ^ 3 Z 2 X q
X2 ^ 3 X0 X \
^3 X i X q
permutations in total and the permutations that are not shown m the tables are not included because they 
are commutatively equivalent to one of the permutations in the table Table A 3 shows the permutations 
for various 4 bit patterns For example consider Table A 2 and why PmO = x l5 P in l  = xo, P in 2  = 
X2, Pzn3 =  xs  is not in this table It is not included because it is equivalent to PinO =  xq, P m l  = 
x \ ,  P m 2  = X2 ,P in Z  = x% (first row in Table A 2) since the outputs of each adder in the topology are 
equal However PmO = x q  P m l  = x \ , P i n 2  ~  a?2, P tnZ  — x% and PmO = X q , P m l  = x \ , P m 2  = 
£ 3, P in 3  — X2 are distinct and both included in Table A 2 since the outputs of each adder in the topology 
are not equal These distinctions are illustrated graphically m Fig A 3
* *  ►  Non Equivalent Summations
^ ----------------------------► Equivalent Summations
Figure A 3 Hardware Associativity and Commutativity Examples
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Table A  3 Unique Adder Permutations fo r N  =  4
prod „vector Bit Row Permutation Pattern l ’s Comp Additions
0 0 1100 TToo ±(xo +  x i)  =  ±A
1 1 1010 Tolo ±{xq +  X2) =  ±B
2 2 1001 TOOT ± (x 0 +  ^3) =
3 3 0110 o l io ± (x i  +  X2) =  ±D
4 4 0101 OlOl ±(xi  +  £ 3) — ±E
5 5 0011 00U ±(#2 +  ^3) —
6 6 llo o 1100 ±(xo “  ^1) =  i t /
7 7 10T0 Toio ± (x 0 -  X2) =  ±V
8 8 1001 Tool ± (x 0 -  X3) =  ±W
9 9 OlTO o l io ± (x i  — X2) =  ± X
10 10 0101 OlOl ± (x i  -  x 3) =  ±Y
11 11 OOlT OOll ±(®2 — ^3) =
12 ±(A +  X2) =
13 12 1110 m o ±{B + xi) = ±Bpi
14 ±(D +  xq) = ±Dpo
15 ± (A  — X2) = ±Arri2
16 13 llTO lllO ± (V  +  x i)  =  ±Vpi
17 ± (X  +  x0) =  ±Xpo
18 ±(U +  X2) =  ±Up2
19 14 lllO T n o ±(B — x i)  =  ±Bm\
20 dr( —X  +  Xo) =  i ^ O
21 ±(U -  X2) =  ±Urri2
22 15 lTTo T u o ± ( y  — x i)  =  ±  Vm\
23 ±(—D +  xo) =  ±Dma
24 ±(A +  xz) — ±Apz
25 16 1101 IToT ± (C  -f x i)  =  ±C pi
26 ±(E  +  xo) =  ±Epo
27 ±(A — x 3) = ±Am3
28 17 l i o l TToi ±(W  +  x\) = zLWpi
29 ± ( F  +  a:o) — ±Kpo
30 ±(U +  X3) =  ±Upz
31 18 llO l TioT ±(C ~ x i)  =  ± C m i
32 ± ( - Y  + x0) = ± Ym 0
33 ±{U -  x 3) =  ±Uraj
34 19 HOT T io i ± ( W ~ x  1) =  ±W m 1
35 ± ( - E  +  x 0) =  zLEmo
36 ±(B  +  X3) =  ±Bpz
Overleaf 20 1011 1011
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Table A  3 -  Continued
prod .vector Bit Row Perm utation P attern l ’s Comp Additions
37 ± (C  +  X2) =  ± C p 2
38 ± ( F - \ - x 0) = ± F p 0
39
21 i o n T o n
± { B  -  x 3) =  ± B m 3
40 ± ( W  +  x 2) = ± W p 2
41 ± ( Z  +  so) =  ± Zp o
42
22 l o l l T o il
± ( V  + x 3) = ± V p 3
43 ± ( C  - X2) — ±C rri2
44 ± ( ~ Z  +  cco) =  ± Z m o
45
23 i o n T o n
± { V - x 3 ) = ± V m 3
46 ± { W  - x 2) = ± W m 2
47 ± ( ~ F  +  xq) = ± F m 0
48
24 0111 OlTT
± ( D  +  X3) =  ± D p 3
49 ± ( E  +  x 2) =  ± E p 2
50 ± ( F  +  x \ )  = ± F p \
51
25 O il! o m
± ( D  -  x 3) =  ± D m 3
52 ± { Y  + x 2) = ± Y p 2
53 ± ( Z  +  rci) =  ± Z p i
54
26 0111 oTiT
± { X  +  x 3) = ± X p 3
55 dz(E — X2) — ^zE m 2
56 ± ( ~ Z  -f x i )  = ± Z m i
57
27 o m o T ll
± ( X  — £ 3) =  ± X m 3
58 ± { Y ~ x 2) = ± Y m 2
59 ± ( ~ F  +  x \ )  = ± F m y
60
28 m i i n i
± ( A  + F)
61 ± ( A p 2 + x 3)
62 ± { A p 3 +  x 2)
63 ±(Fpo + x i )
64 ± { F p i  + x 0)
65 ± ( B  +  E)
66 ± ( B p i  - h x 3)
67 ± ( B p 3 +  Xi)
68 ± ( E p Q + x 2)
69 ± { E p 2 +  cc0)
70 ± ( C  + D)
71 ± ( C p i + X 2)
72 ± ( C p 2 +  X\)
73 ± ( D p Q + x 3)
74 ± ( D p 3 +  x 0)
75 ± (.4  +  Z)
O verleaf
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Table A  3 -  Continued
prodjvector Bit Row Permutation Pattern l ’s Comp Additions
76 ± ( A p 2 ~  £ 3)
77 ± ( A m j  +  £ 2)
78 ± (Z po  +  £ 1)
79 ± ( Z p 1 +  £ 0)
80 ± (B  +  Y)
81 ± ( B p i  -  £3)
82 ± ( B m s  +  x i )
83 ±(y??o +  x 2)
84 ± ( Y p 2 +  ^ 0)
85 ± { W  +  D)
86 ± (W p i +  £ 2)
87 ± ( ^ P 2 +  ^ l)
88 ±(Dpo  -  £ 3)
89 ± ( D m 6 +  £ 0)
90 H A - Z )
91 ± { A p 2 +  £3)
92 ± ( A m 3 -  £ 2)
93 ± ( - Z m o  +  £ 1)
94 ± ( —Z m i  +  £ 0)
95 ± ( V  + E)
96 ± ( V p i  + x 3)
97 30 1111 m l ± ( V p 3 + X i )
98 ± ( E p 0 -  £2)
99 ± ( E m 2 +  £ 0)
100 ± { C  + X )
101 ± {C p i  -  £ 2)
102 ± { C m 2 +  £ 1)
103 ± { X p o  +  £ 3 )
104 ± ( X p z  +  £ 0)
105 ± ( A - F )
106 ± ( A m 2 -  £ 3 )
107 ±(Arri3 -  £ 2 )
108 ± ( —F m o  +  £ 1 )
109 ± ( — F m i  +  £ 0 )
110 ± ( V  + Y )
111 ± ( V p i  -  £ 3 )
112 31 l i n T i l l ±(V rri3 +  £ 1)
113 ± ( Y p 0 -  £ 2)
114 ± { Y m  2 +  £ 0)
Overleaf
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Table A  3 -  Continued
prod-vector Bit Row Perm utation P attern l ’s Com p Additions
115 ± ( W  + X )
116 ± ( W p i  -  x2)
117 ± ( W n i2 +  z i)
118 ± (^ P o  -  Zj)
119 ± ( J m 3 +  xo)
120 ± (U  + F)
121 ± ( U p 2 + X 3)
122 M&P3 +  x 2)
123 ± ( F p 0 -  x i )
124 ± ( F m i  +  xo)
125 ± ( B - Y )
126 ± ( B m i  +  X3)
127 32 l î l l u n ± { B p i  -  x i )
128 ± ( —y  tïiq +  x 2)
129 ± ( - Y r r i 2 +  x 0)
130 ± ( C - X )
131 ± (C m \  +  X2)
132 ± { C p 2 -  x i )
133 ± ( —X m  0 4- X3)
134 ±(-^7713 +  Xo)
135 ± ( U  +  Z)
136 ± ( U p 2 -  x 3)
137 ± ( [ /m 3 +  X2)
138 ± (Z po  -  x i )
139 ± ( Z m i  +  xo)
140 ± ( B  -  E)
141 ± ( B m i  -  X3)
142 33 î l i ï T i l l ± ( B m 3 -  x i )
143 ± ( —ErriQ +  x 2)
144 ± ( —Erri ‘2 +  xo)
145 ± ( W  -  X )
146 ± ( W m i  +  x 2)
147 ± ( W p 2  -  X \ )
148 ± ( —X m o  — X3 )
149 ± ( - X p s  +  x 0)
150 ± ( U  -  Z)
151 ± ( U m 2 +  X3 )
152 ±(Up3 ~  X2)
153 ± ( - Z m o  — x i)
O verleaf
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lT T l T i l l
Table A  3 -  Continued
prod-vector Bit Row Permutation Pattern l ’s Comp Additions
154 ± ( - Z p i  + X q )
155 1
-H
156 ± (V m i +  x 3)
157 ± ( V p z  - X i )
158 ± ( - Y m o  -  X2)
159 ± { - Y p 2 +  £ 0)
160 ± ( C - D )
161 ± ( C m 1 -  X2)
162 ± ( C m 2 -  x i )
163 ± ( —D m  0 +  £ 3)
164 ± ( - D m 3 +  x q )
165 ± ( U  -  F)
166 ± ( U m 2 -  £ 3)
167 zt(C/m3 -  x 2)
168 ± ( - F m o  -  £ 1)
169 ± ( - F p i  + x 0)
170 ± { V - E )
171 ± ( V m i  -  £ 3)
172 35 l l l T n i l ± ( W r c 3  — r c i )
173 ± ( —ErriQ — X2)
174 ± { - E p 2 +  £ 0)
175 ± ( W  -  D)
176 ± ( W m \  — X2)
177 ± ( W m 2 — £ 1)
178 ± ( —DrriQ — x 3)
179 ± { - D p z  +  £ 0)
A 3 The Solution
The solution to Problem 1 is straightforward and is expressed by Equation A 2 The solutions to Problems 
2 and 3 are more complicated, and the solutions presented here are as a result o f a collaborative discussion 
on the problem with Dr S D Andres (Centre for Applied Information, University of Cologne) [261] 
Problem 2 is akin to the problem of setting pairs o f brackets between n  identical items, so that each 
pair o f brackets has exactly two entries (which might be items and/or pairs o f brackets) Two of these 
bracket structures are said to be isomorphic if  they can be obtained from each other by a sequence of 
commutative operations (not using associative operations) Section A 3 1 determines a recursive formula 
for the total number of bracket structures (where isomorphic but non-identical structures may be counted 
several times) This is a solution to Problem 2 of Section A 2 2
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A 3 1 Number of Non-Isomorphic Binary Bracket Structures of n-Operand Operations
Consider the following problem Given n  variables x i, , x n and an associative binary operation ( ,  ),
composition of the x % (each once)9 To be precise, we do not care about permutations of the variables 
which lead to the same bracket structure For instance (((a; 1X2)(^ 3^ 4))^ 5) and are
regarded as the same bracket structure, whereas ( ( z i a ^ X f e ^ ) ^ ) )  is essentially different from or for 
formally non-isomorphic with those
This problem is the same problem as described in Section A 2 2 with regard to the number of possible 
2-input adder topologies for an n-input multi-operand addition A more mathematical way of posing this 
questions is How many non-isomorphic complete binary rooted trees with 2n — 1 vertices exist9 A 
complete binary rooted tree (T, r)  is a connected finite graph T  =  (V, E )  without cycles with r €. V  
where the degree of r  is 2, and the degree of each other vertex is 1 or 3 Obviously, each vertex of degree 
greater than 1 corresponds to a 2-input adder and respectively to a bracket operation An isomorphism f  
i f  rooted trees (T \t r j ) ,  (T2, r 2) is a graph isomorphism with f ( r  1) =
Lem m a 1 Let A B resp C D be bracket structures with k \ resp k2 variables and k\ ^  k 2 (A, C) 
and ( B ) D ) are isomorphic i f  and only i f  A and B are isomorphic and C and D are isomorphic
Proof “=>” Let (A , C) and (B , D ) be isomorphic So all substructures must have an isomorphic coun­
terpart Since k\ /  &2 it is impossible that A  and D  (resp B  and C ) are isomorphic, so A  and B  are 
isomorphic as well as C  and D  
“<i=” The inverse implication trivially holds
Lemma 2 Let A B C, D be bracket structures with k variables (A , C) and (B , D ) are isomorphic i f  
and only i f  one o f  the following hold
1 A and B are isomorphic and C and D are isomorphic
2 A and B are isomorphic and C and B are isomorphic
Let Tn be the number of non-isomorphic complete binary rooted trees with n  vertices (resp , the
number of 2-input adder topologies for a TV-input summation, resp , the number of essentially different
binary bracket structures) Then we conclude
Theorem 1 Tn can be calculated recursively by
how many “essentially different” ways are there to set the brackets when calculating the value of the
□
Ti =  1 (A3)
n
(A4)
n
(A  5)
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Table A  4 The First 32 Values o f  Tn
n Tn
1 1
2 1
3 1
4 2
5 3
6 6
7 11
8 23
9 46
10 98
11 207
12 451
13 983
14 2179
15 4850
16 10905
17 24631
18 56011
19 127912
20 293547
21 676157
22 1563372
23 3626149
24 8436379
25 19680277
26 46026618
27 107890609
28 253450711
29 596572387
30 1406818759
31 3323236238
32 7862958391
Proof Clearly, T\ =  1 since we have no brackets, hence no addition (Equation A 3) If we consider Tn 
for odd n, we have split n  into two unequal parts, /co Consider the combinations {A, B )  or bracket 
structures A  with k\ variables and B  with variables By Lemma 1, two different such structures are 
non-isomorphic as long as the v4’s are non-isomorphic or the B ’s are non-isomorphic This gives us 
Equation A 5 Equation A 4 (Tn for even n) uses the same idea whenever n  is split into unequal parts 
However, n — n /2  + n /2  is also feasible In this case, by Lemma 2, we have to pay attention that we do 
not count (^4, B )  twice (in the case where A  and B  are non-isomorphic), which is isomorphic to (B , ^4)
□
The first 32 values of the Tn series are displayed in Table A 4 The relationship between the first few 
terms m Table A 4 and the topologies in Figure A 2 is clear
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A 3 2 Number of Leaf-Labelled Complete Rooted Binary Trees
For each topology found according to Xn, Problem 3 (see Section A 2 3) poses the question how many 
addend arrangement permutations are possible7 (being careful to avoid redundant duplicates due to 
commutative equivalences) Consider each topology % as a rooted binary tree (X, r)  Let A % be the 
automorphism group of (X r) Then, the number of valid addend permutations a n (i) (for topology i is 
determined by Equation A 6 where n  is the number of set bits as before and is the cardinal number 
of A %
OnM =  (A 6)
To illustrate that Equation A 6 is indeed the solution being sought for a particular topology z, consider that 
n ] is the order o f the symmetric group of all permutations of the inputs, which may include commutative 
equivalences These equivalences form a group, which is mathematically defined to be the automorphism 
group A t Since # A t gives the size of the automorphism group, it follows that Equation A 6 is the desired 
solution to Problem 3 for topology z
Hence the number of valid permutations Pn for a given pattern with n  bits set may be obtained by 
summing an {i) for each topology z, as expressed by Equation A 7
Tn
Pn = Y , an «  (A 7)
1=1
To illustrate this solution, consider the n  — 4 case where Tn =  2 (see both topologies in Figure A 2) 
For topology 1 (bracket structure ( ( P m l , P m 2 ) ,  (P m 3 ,  Pm4))%  an ( 1) =  3 For topology 2 (bracket 
structure ( ( (P in l ,  P in 2 ), P m 3 ), PinA)), an (2) =  12 Hence Pn =  15 These 15 permutations are 
illustrated in Table A 3 for each of the cases where n — 4 The first 32 terms of the Pn series are 
illustrated in Table A 5 It is clear that Pn starts increasing dramatically with n > 4
The solution for Problem 3 descnbed by Equation A 6 and Equation A 7 builds on the solution 
found for Xn in Section A 3 2 The author in collaboration with S D Andres (Centre for Applied In­
formation, University of Cologne) have investigated whether a solution for Problem 3 can be expressed 
independently By using Equation A 7, the first few terms of the series were entered into “The On-Line 
Encyclopedia of Integer Sequences” [274] This query returned the series shown in Equation A 8
Pn =  ( 2 n - 1 ) »  (A 8)
Equation A 8 is the senes of double factonal numbers, and also represents another solution for Problem 
3 However Equation A 7 has the advantage that it explicitly derives the permutations for each individual 
topology (given by Equation A 6), which is useful from an implementation point o f view
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Table A  5 The First 32 Values o f  Pn
n Pn
1 1
2 1
3 3
4 15
5 105
6 945
7 10395
8 135135
9 2027025
10 34459425
11 654729075
12 13749310575
13 316234143225
14 7905853580625
15 213458046676875
16 6190283353629375
17 191898783962510656
18 6332659870762851328
19 221643095476699725824
20 8200794532637891887104
21 319830986772877685030912
22 131130704576879920655 89248
23 563862029680583581510926336
24 25373791335626255807872499712
25 1192568192774434313241077219328
26 58435841445947288807899666579456
27 2980227913743311873318071071408128
28 157952079428395541967994317459947520
29 8687364368561750048979716443232796672
30 495179769008019869670414288287988449280
31 29215606371473156745634515470640694165504
32 1782151988659863441581702123159121530191872
2 2 0
List of Acronyms
ACL Addressing & Control Logic
AMBA Advanced Microcontroller Bus Architecture
ASIC Application Specific Integrated Circuit
BAB Binary Alpha Block
BMA Block Matching Algorithm
CAE Context-based Arithmetic Encoding
CCF Cross Correlation Function
CIF Common Intermediate Format
CISC Complex Instruction Set Computer
CMM Constant Matrix Multiplication
CMML Constant Matrix Multiplication Level
CMOS Complementary Metal-Oxide Semiconductor
CORDIC COrdinate Rotation Digital Computer
CSD Canonic Signed Digit
CSE Common Sub-Expression Elimination
DA Distributed Arithmetic
DCT Discrete Cosine Transform
DFS Dynamic Frequency Scaling
DFT Discrete Fourier Transform
DPCM Differential Pulse Code Modulation
DPL Dot Product Level
DSP Digital Signal Processing
DVS Dynamic Voltage Scaling
DWT Discrete Wavelet Transform
EDA Electronic Design Automation
EDP Energy Delay Product
EOD Even-Odd Decomposition
EOR Even-Odd Recombination
ESL Electronic System Level
FFT Fast Fourier Transform
FIR Finite Impulse Response
FPGA Field Programmable Gate Array
GPP General Purpose Processor
GPS Global Positioning System
GSM Global System for Mobile Communication
HDD Hard Disk Dnve
HDL Hardware Description Language
HDTV High Definition Television
HWMC HardWare Module Controller
IDCT Inverse Discrete Cosine Transform
IEC International Electrotechnical Commission
HR Infinite Impulse Response
ISDN Integrated Services Digital Network
ISO International Standardisation Organisation
JPEG Joint Photographic Experts Group
JTC Joint Technical Committee
KLT Karhunen-Loeve Transform
MAC Multiply Accumulate
2 2 2
MAD Mean Absolute Difference
MCMM Multiple Constant Matrix Multiplication
MF-CMM Multiplication Free Constant Matrix Multiplication
MMX Multi-Media Extensions
MPEG Motion Picture Experts Group
MSD Minimal Signed Digit
MSE Mean Square Error
MV Motion Vector
MWGM Multiplexed Weight Generation Module
NEDA NEw Distributed Arithmetic
NO-SA-DCT/IDCT Non Orthonormal SA-DCT/IDCT
NTSC National Television Standards Committee
OMSE Overall Mean Square Error
PGCC Product o f Gate count and Computation Cycles
PNL Product Node List
PO-SA-DCT/IDCT Pseudo Orthonormal SA-DCT/IDCT
PPST Partial Product Summation Tree
PSNR Peak Signal-to-Noise Ratio
QCIF Quarter-Common Intermediate Format
RAM Random Access Memory
RISC Reduced Instruction Set Computer
ROM Read Only Memory
RTL Register Transfer Level
SAD Sum of Absolute Differences
SA-DCT Shape Adaptive Discrete Cosine Transform
SA-IDCT Shape Adaptive Inverse Discrete Cosine Transform
SD Signed Digit
SIF Source Input Format
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SIMD Single Instruction Multiple Data
SNL Skip Node List
SPICE Simulation Program With Integrated Circuit Emphasis
SRT Sweeney Robertson Tocher
TRAM TRAnspose Memory
UMTS Universal Mobile Telecommunications System
VCD Value Change Dump
VLC Variable Length Coding
VLD Variable Length Decoding
VLSI Very Large Scale Integration
VO Video Object
VOP Video Object Plane
WAP Wireless Application Protocol
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